mirror of
https://github.com/riscv-software-src/opensbi
synced 2025-11-08 07:50:20 +00:00
8ea972838c
SiFive Composable cache is a L3 share cache of the core complex. Add this driver to support the share cache maintenance operations via the MMIO registers. Co-developed-by: Samuel Holland <samuel.holland@sifive.com> Signed-off-by: Samuel Holland <samuel.holland@sifive.com> Signed-off-by: Vincent Chen <vincent.chen@sifive.com> Co-developed-by: Nick Hu <nick.hu@sifive.com> Signed-off-by: Nick Hu <nick.hu@sifive.com> Reviewed-by: Samuel Holland <samuel.holland@sifive.com> Reviewed-by: Anup Patel <anup@brainfault.org> Link: https://lore.kernel.org/r/20251020-cache-upstream-v7-3-69a132447d8a@sifive.com Signed-off-by: Anup Patel <anup@brainfault.org>
24 lines
312 B
Plaintext
24 lines
312 B
Plaintext
# SPDX-License-Identifier: BSD-2-Clause
|
|
|
|
menu "Cache Support"
|
|
|
|
config FDT_CACHE
|
|
bool "FDT based cache drivers"
|
|
depends on FDT
|
|
select CACHE
|
|
default n
|
|
|
|
if FDT_CACHE
|
|
|
|
config FDT_CACHE_SIFIVE_CCACHE
|
|
bool "SiFive CCACHE FDT cache driver"
|
|
default n
|
|
|
|
endif
|
|
|
|
config CACHE
|
|
bool "Cache support"
|
|
default n
|
|
|
|
endmenu
|