mirror of
https://github.com/riscv-software-src/opensbi
synced 2025-11-04 05:50:22 +00:00
492d9b153d
Separate the implement of T-HEAD c9xx errata to allow any platform with bug related to c9xx cores can use it. Signed-off-by: Inochi Amaoto <inochiama@outlook.com> Reviewed-by: Anup Patel <anup@brainfault.org>
14 lines
344 B
C
14 lines
344 B
C
|
|
#ifndef __RISCV_THEAD_C9XX_ERRATA_H____
|
|
#define __RISCV_THEAD_C9XX_ERRATA_H____
|
|
|
|
/**
|
|
* T-HEAD board with this quirk need to execute sfence.vma to flush
|
|
* stale entrie avoid incorrect memory access.
|
|
*/
|
|
#define THEAD_QUIRK_ERRATA_TLB_FLUSH BIT(0)
|
|
|
|
void thead_register_tlb_flush_trap_handler(void);
|
|
|
|
#endif // __RISCV_THEAD_C9XX_ERRATA_H____
|