random-mirrors/smaeul-u-boot
1
0
Fork 0
mirror of https://github.com/smaeul/u-boot.git synced 2025-11-03 21:48:15 +00:00
Code Issues Packages Projects Releases Wiki Activity

dts: dra7-ipu-common-early-boot.dtsi: Add all the ipu early boot related nodes

Browse Source 
Add all the ipu early boot related nodes

Signed-off-by: Keerthy <j-keerthy@ti.com>
Signed-off-by: Amjad Ouled-Ameur <aouledameur@baylibre.com>
This commit is contained in:
Keerthy 2022-01-27 13:16:57 +01:00 committed by Tom Rini
parent fc6b41fefb
commit 0bfc701e67
2 changed files with 114 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
MAINTAINERS
View File

@ -520,6 +520,7 @@ ARM TI
M: Tom Rini <trini@konsulko.com>
S: Maintained
T: git https://source.denx.de/u-boot/custodians/u-boot-ti.git
F: arch/arm/dts/dra7*
F: arch/arm/mach-davinci/
F: arch/arm/mach-k3/
F: arch/arm/mach-keystone/

113
arch/arm/dts/dra7-ipu-common-early-boot.dtsi Normal file
View File

@ -0,0 +1,113 @@
// SPDX-License-Identifier: GPL-2.0+
/*
* Copyright (C) 2019 Texas Instruments Incorporated - http://www.ti.com/
*/
/ {
chosen {
firmware-loader = &fs_loader0;
};
fs_loader0: fs_loader@0 {
u-boot,dm-pre-reloc;
compatible = "u-boot,fs-loader";
phandlepart = <&mmc1 1>;
};
reserved-memory {
#address-cells = <2>;
#size-cells = <2>;
ranges;
u-boot,dm-spl;
ipu2_memory_region: ipu2-memory@95800000 {
compatible = "shared-dma-pool";
reg = <0x0 0x95800000 0x0 0x3800000>;
reusable;
status = "okay";
u-boot,dm-spl;
};
ipu1_memory_region: ipu1-memory@9d000000 {
compatible = "shared-dma-pool";
reg = <0x0 0x9d000000 0x0 0x2000000>;
reusable;
status = "okay";
u-boot,dm-spl;
};
ipu1_pgtbl: ipu1-pgtbl@95700000 {
reg = <0x0 0x95700000 0x0 0x40000>;
no-map;
u-boot,dm-spl;
};
ipu2_pgtbl: ipu2-pgtbl@95740000 {
reg = <0x0 0x95740000 0x0 0x40000>;
no-map;
u-boot,dm-spl;
};
};
};
&timer3 {
u-boot,dm-spl;
};
&timer4 {
u-boot,dm-spl;
};
&timer7 {
u-boot,dm-spl;
};
&timer8 {
u-boot,dm-spl;
};
&timer9 {
u-boot,dm-spl;
};
&timer11 {
u-boot,dm-spl;
};
&mmu_ipu1 {
u-boot,dm-spl;
};
&mmu_ipu2 {
u-boot,dm-spl;
};
&ipu1 {
status = "okay";
memory-region = <&ipu1_memory_region>;
pg-tbl = <&ipu1_pgtbl>;
u-boot,dm-spl;
};
&ipu2 {
status = "okay";
memory-region = <&ipu2_memory_region>;
pg-tbl = <&ipu2_pgtbl>;
u-boot,dm-spl;
};
&l4_wkup {
u-boot,dm-spl;
};
&prm {
u-boot,dm-spl;
};
&ipu1_rst {
u-boot,dm-spl;
};
&ipu2_rst {
u-boot,dm-spl;
};