random-mirrors/smaeul-u-boot
1
0
Fork 0
mirror of https://github.com/smaeul/u-boot.git synced 2025-10-14 04:46:01 +01:00
Code Issues Packages Projects Releases Wiki Activity

microblaze: cache: introduce flush_dcache_range()

Browse Source 
Align microblaze with the other architectures and provide an
implementation for flush_dcache_range(). Also, remove the microblaze
exception in drivers/core/device.c.

Signed-off-by: Ovidiu Panait <ovpanait@gmail.com>
Link: https://lore.kernel.org/r/20220531181435.3473549-11-ovpanait@gmail.com
Signed-off-by: Michal Simek <michal.simek@amd.com>
This commit is contained in:
Ovidiu Panait 2022-05-31 21:14:32 +03:00 committed by Michal Simek
parent 95b7a8fd12
commit 10f6508c07
2 changed files with 11 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

11
arch/microblaze/cpu/cache.c
View File

@ -49,6 +49,17 @@ static void __flush_dcache(ulong addr, ulong size)
} }
} }
void flush_dcache_range(unsigned long start, unsigned long end)
{
if (start >= end) {
debug("Invalid dcache range - start: 0x%08lx end: 0x%08lx\n",
start, end);
return;
}
__flush_dcache(start, end - start);
}
void flush_dcache_all(void) void flush_dcache_all(void)
{ {
__flush_dcache(0, gd_cpuinfo()->dcache_size); __flush_dcache(0, gd_cpuinfo()->dcache_size);

5
drivers/core/device.c
View File

@ -328,13 +328,8 @@ static void *alloc_priv(int size, uint flags)
* within this range at the start. The driver can then * within this range at the start. The driver can then
* use normal flush-after-write, invalidate-before-read * use normal flush-after-write, invalidate-before-read
* procedures. * procedures.
*
* TODO(sjg@chromium.org): Drop this microblaze
* exception.
*/ */
#ifndef CONFIG_MICROBLAZE
flush_dcache_range((ulong)priv, (ulong)priv + size); flush_dcache_range((ulong)priv, (ulong)priv + size);
#endif
} }
} else { } else {
priv = calloc(1, size); priv = calloc(1, size);