mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-11-03 21:48:15 +00:00 
			
		
		
		
	mtd: spi: renesas: Write DREAR register once
Instead of writing DREAR with 0 first and then overwriting DREAR again in case of 4 byte addressing mode, write DREAR in every case once with the correct content right away. No functional change. Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org>
This commit is contained in:
		
							parent
							
								
									4ab0a58a90
								
							
						
					
					
						commit
						1cc7c7e119
					
				@ -277,14 +277,15 @@ static int rpc_spi_mem_exec_op(struct spi_slave *spi,
 | 
				
			|||||||
		writel(RPC_DRCMR_CMD(op->cmd.opcode), priv->regs + RPC_DRCMR);
 | 
							writel(RPC_DRCMR_CMD(op->cmd.opcode), priv->regs + RPC_DRCMR);
 | 
				
			||||||
		smenr |= RPC_DRENR_CDE;
 | 
							smenr |= RPC_DRENR_CDE;
 | 
				
			||||||
 | 
					
 | 
				
			||||||
		writel(0, priv->regs + RPC_DREAR);
 | 
					 | 
				
			||||||
		if (op->addr.nbytes == 4) {
 | 
							if (op->addr.nbytes == 4) {
 | 
				
			||||||
			writel(RPC_DREAR_EAV(offset >> 25) | RPC_DREAR_EAC(1),
 | 
								writel(RPC_DREAR_EAV(offset >> 25) | RPC_DREAR_EAC(1),
 | 
				
			||||||
			       priv->regs + RPC_DREAR);
 | 
								       priv->regs + RPC_DREAR);
 | 
				
			||||||
			smenr |= RPC_DRENR_ADE(0xF);
 | 
								smenr |= RPC_DRENR_ADE(0xF);
 | 
				
			||||||
		} else if (op->addr.nbytes == 3) {
 | 
							} else if (op->addr.nbytes == 3) {
 | 
				
			||||||
 | 
								writel(0, priv->regs + RPC_DREAR);
 | 
				
			||||||
			smenr |= RPC_DRENR_ADE(0x7);
 | 
								smenr |= RPC_DRENR_ADE(0x7);
 | 
				
			||||||
		} else {
 | 
							} else {
 | 
				
			||||||
 | 
								writel(0, priv->regs + RPC_DREAR);
 | 
				
			||||||
			smenr |= RPC_DRENR_ADE(0);
 | 
								smenr |= RPC_DRENR_ADE(0);
 | 
				
			||||||
		}
 | 
							}
 | 
				
			||||||
 | 
					
 | 
				
			||||||
 | 
				
			|||||||
		Loading…
	
	
			
			x
			
			
		
	
		Reference in New Issue
	
	Block a user