random-mirrors/smaeul-u-boot
1
0
Fork 0
mirror of https://github.com/smaeul/u-boot.git synced 2025-10-14 04:46:01 +01:00
Code Issues Packages Projects Releases Wiki Activity

imx6sl: synchronise device tree with linux

Browse Source 
Synchronise device tree with linux v6.0-rc1.

Signed-off-by: Marcel Ziswiler <marcel.ziswiler@toradex.com>
This commit is contained in:
Marcel Ziswiler 2022-10-22 23:59:37 +02:00 committed by Stefano Babic
parent 97e530dd56
commit 2419acf7e2
4 changed files with 325 additions and 236 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

123
arch/arm/dts/imx6sl-evk.dts
View File

@ -1,10 +1,6 @@
/* // SPDX-License-Identifier: GPL-2.0
* Copyright (C) 2013 Freescale Semiconductor, Inc. //
* //Copyright (C) 2013 Freescale Semiconductor, Inc.
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*/
/dts-v1/; /dts-v1/;
@ -16,11 +12,16 @@
model = "Freescale i.MX6 SoloLite EVK Board"; model = "Freescale i.MX6 SoloLite EVK Board";
compatible = "fsl,imx6sl-evk", "fsl,imx6sl"; compatible = "fsl,imx6sl-evk", "fsl,imx6sl";
memory { chosen {
stdout-path = &uart1;
};
memory@80000000 {
device_type = "memory";
reg = <0x80000000 0x40000000>; reg = <0x80000000 0x40000000>;
}; };
backlight { backlight_display: backlight_display {
compatible = "pwm-backlight"; compatible = "pwm-backlight";
pwms = <&pwm1 0 5000000>; pwms = <&pwm1 0 5000000>;
brightness-levels = <0 4 8 16 32 64 128 255>; brightness-levels = <0 4 8 16 32 64 128 255>;
@ -39,62 +40,62 @@
}; };
}; };
regulators { reg_usb_otg1_vbus: regulator-usb-otg1-vbus {
compatible = "simple-bus";
#address-cells = <1>;
#size-cells = <0>;
reg_usb_otg1_vbus: regulator@0 {
compatible = "regulator-fixed"; compatible = "regulator-fixed";
reg = <0>;
regulator-name = "usb_otg1_vbus"; regulator-name = "usb_otg1_vbus";
regulator-min-microvolt = <5000000>; regulator-min-microvolt = <5000000>;
regulator-max-microvolt = <5000000>; regulator-max-microvolt = <5000000>;
gpio = <&gpio4 0 0>; gpio = <&gpio4 0 GPIO_ACTIVE_HIGH>;
enable-active-high; enable-active-high;
vin-supply = <&swbst_reg>; vin-supply = <&swbst_reg>;
}; };
reg_usb_otg2_vbus: regulator@1 { reg_usb_otg2_vbus: regulator-usb-otg2-vbus {
compatible = "regulator-fixed"; compatible = "regulator-fixed";
reg = <1>;
regulator-name = "usb_otg2_vbus"; regulator-name = "usb_otg2_vbus";
regulator-min-microvolt = <5000000>; regulator-min-microvolt = <5000000>;
regulator-max-microvolt = <5000000>; regulator-max-microvolt = <5000000>;
gpio = <&gpio4 2 0>; gpio = <&gpio4 2 GPIO_ACTIVE_HIGH>;
enable-active-high; enable-active-high;
vin-supply = <&swbst_reg>; vin-supply = <&swbst_reg>;
}; };
reg_aud3v: regulator@2 { reg_aud3v: regulator-aud3v {
compatible = "regulator-fixed"; compatible = "regulator-fixed";
reg = <2>;
regulator-name = "wm8962-supply-3v15"; regulator-name = "wm8962-supply-3v15";
regulator-min-microvolt = <3150000>; regulator-min-microvolt = <3150000>;
regulator-max-microvolt = <3150000>; regulator-max-microvolt = <3150000>;
regulator-boot-on; regulator-boot-on;
}; };
reg_aud4v: regulator@3 { reg_aud4v: regulator-aud4v {
compatible = "regulator-fixed"; compatible = "regulator-fixed";
reg = <3>;
regulator-name = "wm8962-supply-4v2"; regulator-name = "wm8962-supply-4v2";
regulator-min-microvolt = <4325000>; regulator-min-microvolt = <4325000>;
regulator-max-microvolt = <4325000>; regulator-max-microvolt = <4325000>;
regulator-boot-on; regulator-boot-on;
}; };
reg_lcd_3v3: regulator@4 { reg_lcd_3v3: regulator-lcd-3v3 {
compatible = "regulator-fixed"; compatible = "regulator-fixed";
reg = <4>; pinctrl-names = "default";
pinctrl-0 = <&pinctrl_reg_lcd_3v3>;
regulator-name = "lcd-3v3"; regulator-name = "lcd-3v3";
gpio = <&gpio4 3 0>; gpio = <&gpio4 3 GPIO_ACTIVE_HIGH>;
enable-active-high; enable-active-high;
}; };
reg_lcd_5v: regulator-lcd-5v {
compatible = "regulator-fixed";
regulator-name = "lcd-5v0";
regulator-min-microvolt = <5000000>;
regulator-max-microvolt = <5000000>;
}; };
sound { sound {
compatible = "fsl,imx6sl-evk-wm8962", "fsl,imx-audio-wm8962"; compatible = "fsl,imx6sl-evk-wm8962", "fsl,imx-audio-wm8962";
pinctrl-names = "default";
pinctrl-0 = <&pinctrl_hp>;
model = "wm8962-audio"; model = "wm8962-audio";
ssi-controller = <&ssi2>; ssi-controller = <&ssi2>;
audio-codec = <&codec>; audio-codec = <&codec>;
@ -107,6 +108,20 @@
"IN3R", "AMIC"; "IN3R", "AMIC";
mux-int-port = <2>; mux-int-port = <2>;
mux-ext-port = <3>; mux-ext-port = <3>;
hp-det-gpio = <&gpio4 19 GPIO_ACTIVE_LOW>;
};
panel {
compatible = "sii,43wvf1g";
backlight = <&backlight_display>;
dvdd-supply = <&reg_lcd_3v3>;
avdd-supply = <&reg_lcd_5v>;
port {
panel_in: endpoint {
remote-endpoint = <&display_out>;
};
};
}; };
}; };
@ -117,12 +132,12 @@
}; };
&ecspi1 { &ecspi1 {
cs-gpios = <&gpio4 11 0>; cs-gpios = <&gpio4 11 GPIO_ACTIVE_LOW>;
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&pinctrl_ecspi1>; pinctrl-0 = <&pinctrl_ecspi1>;
status = "okay"; status = "okay";
flash: m25p80@0 { flash: flash@0 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
compatible = "st,m25p32", "jedec,spi-nor"; compatible = "st,m25p32", "jedec,spi-nor";
@ -145,7 +160,7 @@
pinctrl-0 = <&pinctrl_i2c1>; pinctrl-0 = <&pinctrl_i2c1>;
status = "okay"; status = "okay";
pmic: pfuze100@08 { pmic: pfuze100@8 {
compatible = "fsl,pfuze100"; compatible = "fsl,pfuze100";
reg = <0x08>; reg = <0x08>;
@ -190,6 +205,7 @@
sw4_reg: sw4 { sw4_reg: sw4 {
regulator-min-microvolt = <800000>; regulator-min-microvolt = <800000>;
regulator-max-microvolt = <3300000>; regulator-max-microvolt = <3300000>;
regulator-always-on;
}; };
swbst_reg: swbst { swbst_reg: swbst {
@ -330,6 +346,12 @@
>; >;
}; };
pinctrl_hp: hpgrp {
fsl,pins = <
MX6SL_PAD_FEC_RX_ER__GPIO4_IO19 0x1b0b0
>;
};
pinctrl_i2c1: i2c1grp { pinctrl_i2c1: i2c1grp {
fsl,pins = < fsl,pins = <
MX6SL_PAD_I2C1_SCL__I2C1_SCL 0x4001b8b1 MX6SL_PAD_I2C1_SCL__I2C1_SCL 0x4001b8b1
@ -401,6 +423,12 @@
>; >;
}; };
pinctrl_reg_lcd_3v3: reglcd3v3grp {
fsl,pins = <
MX6SL_PAD_KEY_ROW5__GPIO4_IO03 0x17059
>;
};
pinctrl_uart1: uart1grp { pinctrl_uart1: uart1grp {
fsl,pins = < fsl,pins = <
MX6SL_PAD_UART1_RXD__UART1_RX_DATA 0x1b0b1 MX6SL_PAD_UART1_RXD__UART1_RX_DATA 0x1b0b1
@ -546,41 +574,30 @@
&lcdif { &lcdif {
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&pinctrl_lcd>; pinctrl-0 = <&pinctrl_lcd>;
lcd-supply = <&reg_lcd_3v3>;
display = <&display0>;
status = "okay"; status = "okay";
display0: display0 { port {
bits-per-pixel = <32>; display_out: endpoint {
bus-width = <24>; remote-endpoint = <&panel_in>;
display-timings {
native-mode = <&timing0>;
timing0: timing0 {
clock-frequency = <33500000>;
hactive = <800>;
vactive = <480>;
hback-porch = <89>;
hfront-porch = <164>;
vback-porch = <23>;
vfront-porch = <10>;
hsync-len = <10>;
vsync-len = <10>;
hsync-active = <0>;
vsync-active = <0>;
de-active = <1>;
pixelclk-active = <0>;
};
}; };
}; };
}; };
&pwm1 { &pwm1 {
#pwm-cells = <2>;
pinctrl-names = "default"; pinctrl-names = "default";
pinctrl-0 = <&pinctrl_pwm1>; pinctrl-0 = <&pinctrl_pwm1>;
status = "okay"; status = "okay";
}; };
&reg_vdd1p1 {
vin-supply = <&sw2_reg>;
};
&reg_vdd2p5 {
vin-supply = <&sw2_reg>;
};
&snvs_poweroff { &snvs_poweroff {
status = "okay"; status = "okay";
}; };

6
arch/arm/dts/imx6sl-pinfunc.h
View File

@ -1,10 +1,6 @@
/* SPDX-License-Identifier: GPL-2.0-only */
/* /*
* Copyright 2013 Freescale Semiconductor, Inc. * Copyright 2013 Freescale Semiconductor, Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
*/ */
#ifndef __DTS_IMX6SL_PINFUNC_H #ifndef __DTS_IMX6SL_PINFUNC_H

340
arch/arm/dts/imx6sl.dtsi
View File

@ -1,11 +1,6 @@
/* // SPDX-License-Identifier: GPL-2.0
* Copyright 2013 Freescale Semiconductor, Inc. //
* // Copyright 2013 Freescale Semiconductor, Inc.
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
*/
#include <dt-bindings/interrupt-controller/irq.h> #include <dt-bindings/interrupt-controller/irq.h>
#include "imx6sl-pinfunc.h" #include "imx6sl-pinfunc.h"
@ -18,10 +13,8 @@
* The decompressor and also some bootloaders rely on a * The decompressor and also some bootloaders rely on a
* pre-existing /chosen node to be available to insert the * pre-existing /chosen node to be available to insert the
* command line and merge other ATAGS info. * command line and merge other ATAGS info.
* Also for U-Boot there must be a pre-existing /memory node.
*/ */
chosen {}; chosen {};
memory { device_type = "memory"; reg = <0 0>; };
aliases { aliases {
ethernet0 = &fec; ethernet0 = &fec;
@ -30,6 +23,13 @@
gpio2 = &gpio3; gpio2 = &gpio3;
gpio3 = &gpio4; gpio3 = &gpio4;
gpio4 = &gpio5; gpio4 = &gpio5;
i2c0 = &i2c1;
i2c1 = &i2c2;
i2c2 = &i2c3;
mmc0 = &usdhc1;
mmc1 = &usdhc2;
mmc2 = &usdhc3;
mmc3 = &usdhc4;
serial0 = &uart1; serial0 = &uart1;
serial1 = &uart2; serial1 = &uart2;
serial2 = &uart3; serial2 = &uart3;
@ -39,6 +39,9 @@
spi1 = &ecspi2; spi1 = &ecspi2;
spi2 = &ecspi3; spi2 = &ecspi3;
spi3 = &ecspi4; spi3 = &ecspi4;
usb0 = &usbotg1;
usb1 = &usbotg2;
usb2 = &usbh;
usbphy0 = &usbphy1; usbphy0 = &usbphy1;
usbphy1 = &usbphy2; usbphy1 = &usbphy2;
}; };
@ -47,24 +50,23 @@
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
cpu@0 { cpu0: cpu@0 {
compatible = "arm,cortex-a9"; compatible = "arm,cortex-a9";
device_type = "cpu"; device_type = "cpu";
reg = <0x0>; reg = <0x0>;
next-level-cache = <&L2>; next-level-cache = <&L2>;
operating-points = < operating-points =
/* kHz uV */ /* kHz uV */
996000 1275000 <996000 1275000>,
792000 1175000 <792000 1175000>,
396000 975000 <396000 975000>;
>; fsl,soc-operating-points =
fsl,soc-operating-points = <
/* ARM kHz SOC-PU uV */ /* ARM kHz SOC-PU uV */
996000 1225000 <996000 1225000>,
792000 1175000 <792000 1175000>,
396000 1175000 <396000 1175000>;
>;
clock-latency = <61036>; /* two CLK32 periods */ clock-latency = <61036>; /* two CLK32 periods */
#cooling-cells = <2>;
clocks = <&clks IMX6SL_CLK_ARM>, <&clks IMX6SL_CLK_PLL2_PFD2>, clocks = <&clks IMX6SL_CLK_ARM>, <&clks IMX6SL_CLK_PLL2_PFD2>,
<&clks IMX6SL_CLK_STEP>, <&clks IMX6SL_CLK_PLL1_SW>, <&clks IMX6SL_CLK_STEP>, <&clks IMX6SL_CLK_PLL1_SW>,
<&clks IMX6SL_CLK_PLL1_SYS>; <&clks IMX6SL_CLK_PLL1_SYS>;
@ -73,22 +75,12 @@
arm-supply = <&reg_arm>; arm-supply = <&reg_arm>;
pu-supply = <&reg_pu>; pu-supply = <&reg_pu>;
soc-supply = <&reg_soc>; soc-supply = <&reg_soc>;
nvmem-cells = <&cpu_speed_grade>;
nvmem-cell-names = "speed_grade";
}; };
}; };
intc: interrupt-controller@00a01000 {
compatible = "arm,cortex-a9-gic";
#interrupt-cells = <3>;
interrupt-controller;
reg = <0x00a01000 0x1000>,
<0x00a00100 0x100>;
interrupt-parent = <&intc>;
};
clocks { clocks {
#address-cells = <1>;
#size-cells = <0>;
ckil { ckil {
compatible = "fixed-clock"; compatible = "fixed-clock";
#clock-cells = <0>; #clock-cells = <0>;
@ -102,6 +94,17 @@
}; };
}; };
pmu {
compatible = "arm,cortex-a9-pmu";
interrupt-parent = <&gpc>;
interrupts = <0 94 IRQ_TYPE_LEVEL_HIGH>;
};
usbphynop1: usbphynop1 {
compatible = "usb-nop-xceiv";
#phy-cells = <0>;
};
soc { soc {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
@ -109,13 +112,22 @@
interrupt-parent = <&gpc>; interrupt-parent = <&gpc>;
ranges; ranges;
ocram: sram@00900000 { ocram: sram@900000 {
compatible = "mmio-sram"; compatible = "mmio-sram";
reg = <0x00900000 0x20000>; reg = <0x00900000 0x20000>;
clocks = <&clks IMX6SL_CLK_OCRAM>; clocks = <&clks IMX6SL_CLK_OCRAM>;
}; };
L2: l2-cache@00a02000 { intc: interrupt-controller@a01000 {
compatible = "arm,cortex-a9-gic";
#interrupt-cells = <3>;
interrupt-controller;
reg = <0x00a01000 0x1000>,
<0x00a00100 0x100>;
interrupt-parent = <&intc>;
};
L2: cache-controller@a02000 {
compatible = "arm,pl310-cache"; compatible = "arm,pl310-cache";
reg = <0x00a02000 0x1000>; reg = <0x00a02000 0x1000>;
interrupts = <0 92 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 92 IRQ_TYPE_LEVEL_HIGH>;
@ -125,26 +137,21 @@
arm,data-latency = <4 2 3>; arm,data-latency = <4 2 3>;
}; };
pmu { aips1: bus@2000000 {
compatible = "arm,cortex-a9-pmu";
interrupts = <0 94 IRQ_TYPE_LEVEL_HIGH>;
};
aips1: bus@02000000 {
compatible = "fsl,aips-bus", "simple-bus"; compatible = "fsl,aips-bus", "simple-bus";
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
reg = <0x02000000 0x100000>; reg = <0x02000000 0x100000>;
ranges; ranges;
spba: spba-bus@02000000 { spba: spba-bus@2000000 {
compatible = "fsl,spba-bus", "simple-bus"; compatible = "fsl,spba-bus", "simple-bus";
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
reg = <0x02000000 0x40000>; reg = <0x02000000 0x40000>;
ranges; ranges;
spdif: spdif@02004000 { spdif: spdif@2004000 {
compatible = "fsl,imx6sl-spdif", compatible = "fsl,imx6sl-spdif",
"fsl,imx35-spdif"; "fsl,imx35-spdif";
reg = <0x02004000 0x4000>; reg = <0x02004000 0x4000>;
@ -165,7 +172,7 @@
status = "disabled"; status = "disabled";
}; };
ecspi1: ecspi@02008000 { ecspi1: spi@2008000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi"; compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi";
@ -177,7 +184,7 @@
status = "disabled"; status = "disabled";
}; };
ecspi2: ecspi@0200c000 { ecspi2: spi@200c000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi"; compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi";
@ -189,7 +196,7 @@
status = "disabled"; status = "disabled";
}; };
ecspi3: ecspi@02010000 { ecspi3: spi@2010000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi"; compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi";
@ -201,7 +208,7 @@
status = "disabled"; status = "disabled";
}; };
ecspi4: ecspi@02014000 { ecspi4: spi@2014000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi"; compatible = "fsl,imx6sl-ecspi", "fsl,imx51-ecspi";
@ -213,7 +220,7 @@
status = "disabled"; status = "disabled";
}; };
uart5: serial@02018000 { uart5: serial@2018000 {
compatible = "fsl,imx6sl-uart", compatible = "fsl,imx6sl-uart",
"fsl,imx6q-uart", "fsl,imx21-uart"; "fsl,imx6q-uart", "fsl,imx21-uart";
reg = <0x02018000 0x4000>; reg = <0x02018000 0x4000>;
@ -226,7 +233,7 @@
status = "disabled"; status = "disabled";
}; };
uart1: serial@02020000 { uart1: serial@2020000 {
compatible = "fsl,imx6sl-uart", compatible = "fsl,imx6sl-uart",
"fsl,imx6q-uart", "fsl,imx21-uart"; "fsl,imx6q-uart", "fsl,imx21-uart";
reg = <0x02020000 0x4000>; reg = <0x02020000 0x4000>;
@ -239,7 +246,7 @@
status = "disabled"; status = "disabled";
}; };
uart2: serial@02024000 { uart2: serial@2024000 {
compatible = "fsl,imx6sl-uart", compatible = "fsl,imx6sl-uart",
"fsl,imx6q-uart", "fsl,imx21-uart"; "fsl,imx6q-uart", "fsl,imx21-uart";
reg = <0x02024000 0x4000>; reg = <0x02024000 0x4000>;
@ -252,7 +259,7 @@
status = "disabled"; status = "disabled";
}; };
ssi1: ssi@02028000 { ssi1: ssi@2028000 {
#sound-dai-cells = <0>; #sound-dai-cells = <0>;
compatible = "fsl,imx6sl-ssi", compatible = "fsl,imx6sl-ssi",
"fsl,imx51-ssi"; "fsl,imx51-ssi";
@ -268,7 +275,7 @@
status = "disabled"; status = "disabled";
}; };
ssi2: ssi@0202c000 { ssi2: ssi@202c000 {
#sound-dai-cells = <0>; #sound-dai-cells = <0>;
compatible = "fsl,imx6sl-ssi", compatible = "fsl,imx6sl-ssi",
"fsl,imx51-ssi"; "fsl,imx51-ssi";
@ -284,7 +291,7 @@
status = "disabled"; status = "disabled";
}; };
ssi3: ssi@02030000 { ssi3: ssi@2030000 {
#sound-dai-cells = <0>; #sound-dai-cells = <0>;
compatible = "fsl,imx6sl-ssi", compatible = "fsl,imx6sl-ssi",
"fsl,imx51-ssi"; "fsl,imx51-ssi";
@ -300,7 +307,7 @@
status = "disabled"; status = "disabled";
}; };
uart3: serial@02034000 { uart3: serial@2034000 {
compatible = "fsl,imx6sl-uart", compatible = "fsl,imx6sl-uart",
"fsl,imx6q-uart", "fsl,imx21-uart"; "fsl,imx6q-uart", "fsl,imx21-uart";
reg = <0x02034000 0x4000>; reg = <0x02034000 0x4000>;
@ -313,7 +320,7 @@
status = "disabled"; status = "disabled";
}; };
uart4: serial@02038000 { uart4: serial@2038000 {
compatible = "fsl,imx6sl-uart", compatible = "fsl,imx6sl-uart",
"fsl,imx6q-uart", "fsl,imx21-uart"; "fsl,imx6q-uart", "fsl,imx21-uart";
reg = <0x02038000 0x4000>; reg = <0x02038000 0x4000>;
@ -327,47 +334,47 @@
}; };
}; };
pwm1: pwm@02080000 { pwm1: pwm@2080000 {
#pwm-cells = <2>; #pwm-cells = <3>;
compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm"; compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
reg = <0x02080000 0x4000>; reg = <0x02080000 0x4000>;
interrupts = <0 83 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 83 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clks IMX6SL_CLK_PWM1>, clocks = <&clks IMX6SL_CLK_PERCLK>,
<&clks IMX6SL_CLK_PWM1>; <&clks IMX6SL_CLK_PWM1>;
clock-names = "ipg", "per"; clock-names = "ipg", "per";
}; };
pwm2: pwm@02084000 { pwm2: pwm@2084000 {
#pwm-cells = <2>; #pwm-cells = <3>;
compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm"; compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
reg = <0x02084000 0x4000>; reg = <0x02084000 0x4000>;
interrupts = <0 84 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 84 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clks IMX6SL_CLK_PWM2>, clocks = <&clks IMX6SL_CLK_PERCLK>,
<&clks IMX6SL_CLK_PWM2>; <&clks IMX6SL_CLK_PWM2>;
clock-names = "ipg", "per"; clock-names = "ipg", "per";
}; };
pwm3: pwm@02088000 { pwm3: pwm@2088000 {
#pwm-cells = <2>; #pwm-cells = <3>;
compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm"; compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
reg = <0x02088000 0x4000>; reg = <0x02088000 0x4000>;
interrupts = <0 85 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 85 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clks IMX6SL_CLK_PWM3>, clocks = <&clks IMX6SL_CLK_PERCLK>,
<&clks IMX6SL_CLK_PWM3>; <&clks IMX6SL_CLK_PWM3>;
clock-names = "ipg", "per"; clock-names = "ipg", "per";
}; };
pwm4: pwm@0208c000 { pwm4: pwm@208c000 {
#pwm-cells = <2>; #pwm-cells = <3>;
compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm"; compatible = "fsl,imx6sl-pwm", "fsl,imx27-pwm";
reg = <0x0208c000 0x4000>; reg = <0x0208c000 0x4000>;
interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 86 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clks IMX6SL_CLK_PWM4>, clocks = <&clks IMX6SL_CLK_PERCLK>,
<&clks IMX6SL_CLK_PWM4>; <&clks IMX6SL_CLK_PWM4>;
clock-names = "ipg", "per"; clock-names = "ipg", "per";
}; };
gpt: gpt@02098000 { gpt: timer@2098000 {
compatible = "fsl,imx6sl-gpt"; compatible = "fsl,imx6sl-gpt";
reg = <0x02098000 0x4000>; reg = <0x02098000 0x4000>;
interrupts = <0 55 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 55 IRQ_TYPE_LEVEL_HIGH>;
@ -376,7 +383,7 @@
clock-names = "ipg", "per"; clock-names = "ipg", "per";
}; };
gpio1: gpio@0209c000 { gpio1: gpio@209c000 {
compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio"; compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
reg = <0x0209c000 0x4000>; reg = <0x0209c000 0x4000>;
interrupts = <0 66 IRQ_TYPE_LEVEL_HIGH>, interrupts = <0 66 IRQ_TYPE_LEVEL_HIGH>,
@ -393,7 +400,7 @@
<&iomuxc 27 64 4>, <&iomuxc 31 52 1>; <&iomuxc 27 64 4>, <&iomuxc 31 52 1>;
}; };
gpio2: gpio@020a0000 { gpio2: gpio@20a0000 {
compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio"; compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
reg = <0x020a0000 0x4000>; reg = <0x020a0000 0x4000>;
interrupts = <0 68 IRQ_TYPE_LEVEL_HIGH>, interrupts = <0 68 IRQ_TYPE_LEVEL_HIGH>,
@ -411,7 +418,7 @@
<&iomuxc 23 125 7>, <&iomuxc 30 110 2>; <&iomuxc 23 125 7>, <&iomuxc 30 110 2>;
}; };
gpio3: gpio@020a4000 { gpio3: gpio@20a4000 {
compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio"; compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
reg = <0x020a4000 0x4000>; reg = <0x020a4000 0x4000>;
interrupts = <0 70 IRQ_TYPE_LEVEL_HIGH>, interrupts = <0 70 IRQ_TYPE_LEVEL_HIGH>,
@ -430,7 +437,7 @@
<&iomuxc 31 102 1>; <&iomuxc 31 102 1>;
}; };
gpio4: gpio@020a8000 { gpio4: gpio@20a8000 {
compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio"; compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
reg = <0x020a8000 0x4000>; reg = <0x020a8000 0x4000>;
interrupts = <0 72 IRQ_TYPE_LEVEL_HIGH>, interrupts = <0 72 IRQ_TYPE_LEVEL_HIGH>,
@ -456,7 +463,7 @@
<&iomuxc 30 152 1>, <&iomuxc 31 156 1>; <&iomuxc 30 152 1>, <&iomuxc 31 156 1>;
}; };
gpio5: gpio@020ac000 { gpio5: gpio@20ac000 {
compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio"; compatible = "fsl,imx6sl-gpio", "fsl,imx35-gpio";
reg = <0x020ac000 0x4000>; reg = <0x020ac000 0x4000>;
interrupts = <0 74 IRQ_TYPE_LEVEL_HIGH>, interrupts = <0 74 IRQ_TYPE_LEVEL_HIGH>,
@ -478,30 +485,30 @@
<&iomuxc 21 161 1>; <&iomuxc 21 161 1>;
}; };
kpp: kpp@020b8000 { kpp: keypad@20b8000 {
compatible = "fsl,imx6sl-kpp", "fsl,imx21-kpp"; compatible = "fsl,imx6sl-kpp", "fsl,imx21-kpp";
reg = <0x020b8000 0x4000>; reg = <0x020b8000 0x4000>;
interrupts = <0 82 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 82 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clks IMX6SL_CLK_DUMMY>; clocks = <&clks IMX6SL_CLK_IPG>;
status = "disabled"; status = "disabled";
}; };
wdog1: wdog@020bc000 { wdog1: watchdog@20bc000 {
compatible = "fsl,imx6sl-wdt", "fsl,imx21-wdt"; compatible = "fsl,imx6sl-wdt", "fsl,imx21-wdt";
reg = <0x020bc000 0x4000>; reg = <0x020bc000 0x4000>;
interrupts = <0 80 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 80 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clks IMX6SL_CLK_DUMMY>; clocks = <&clks IMX6SL_CLK_IPG>;
}; };
wdog2: wdog@020c0000 { wdog2: watchdog@20c0000 {
compatible = "fsl,imx6sl-wdt", "fsl,imx21-wdt"; compatible = "fsl,imx6sl-wdt", "fsl,imx21-wdt";
reg = <0x020c0000 0x4000>; reg = <0x020c0000 0x4000>;
interrupts = <0 81 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 81 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clks IMX6SL_CLK_DUMMY>; clocks = <&clks IMX6SL_CLK_IPG>;
status = "disabled"; status = "disabled";
}; };
clks: ccm@020c4000 { clks: clock-controller@20c4000 {
compatible = "fsl,imx6sl-ccm"; compatible = "fsl,imx6sl-ccm";
reg = <0x020c4000 0x4000>; reg = <0x020c4000 0x4000>;
interrupts = <0 87 IRQ_TYPE_LEVEL_HIGH>, interrupts = <0 87 IRQ_TYPE_LEVEL_HIGH>,
@ -509,20 +516,20 @@
#clock-cells = <1>; #clock-cells = <1>;
}; };
anatop: anatop@020c8000 { anatop: anatop@20c8000 {
compatible = "fsl,imx6sl-anatop", compatible = "fsl,imx6sl-anatop",
"fsl,imx6q-anatop", "fsl,imx6q-anatop",
"syscon", "simple-bus"; "syscon", "simple-mfd";
reg = <0x020c8000 0x1000>; reg = <0x020c8000 0x1000>;
interrupts = <0 49 IRQ_TYPE_LEVEL_HIGH>, interrupts = <0 49 IRQ_TYPE_LEVEL_HIGH>,
<0 54 IRQ_TYPE_LEVEL_HIGH>, <0 54 IRQ_TYPE_LEVEL_HIGH>,
<0 127 IRQ_TYPE_LEVEL_HIGH>; <0 127 IRQ_TYPE_LEVEL_HIGH>;
regulator-1p1 { reg_vdd1p1: regulator-1p1 {
compatible = "fsl,anatop-regulator"; compatible = "fsl,anatop-regulator";
regulator-name = "vdd1p1"; regulator-name = "vdd1p1";
regulator-min-microvolt = <800000>; regulator-min-microvolt = <1000000>;
regulator-max-microvolt = <1375000>; regulator-max-microvolt = <1200000>;
regulator-always-on; regulator-always-on;
anatop-reg-offset = <0x110>; anatop-reg-offset = <0x110>;
anatop-vol-bit-shift = <8>; anatop-vol-bit-shift = <8>;
@ -530,9 +537,10 @@
anatop-min-bit-val = <4>; anatop-min-bit-val = <4>;
anatop-min-voltage = <800000>; anatop-min-voltage = <800000>;
anatop-max-voltage = <1375000>; anatop-max-voltage = <1375000>;
anatop-enable-bit = <0>;
}; };
regulator-3p0 { reg_vdd3p0: regulator-3p0 {
compatible = "fsl,anatop-regulator"; compatible = "fsl,anatop-regulator";
regulator-name = "vdd3p0"; regulator-name = "vdd3p0";
regulator-min-microvolt = <2800000>; regulator-min-microvolt = <2800000>;
@ -544,13 +552,14 @@
anatop-min-bit-val = <0>; anatop-min-bit-val = <0>;
anatop-min-voltage = <2625000>; anatop-min-voltage = <2625000>;
anatop-max-voltage = <3400000>; anatop-max-voltage = <3400000>;
anatop-enable-bit = <0>;
}; };
regulator-2p5 { reg_vdd2p5: regulator-2p5 {
compatible = "fsl,anatop-regulator"; compatible = "fsl,anatop-regulator";
regulator-name = "vdd2p5"; regulator-name = "vdd2p5";
regulator-min-microvolt = <2100000>; regulator-min-microvolt = <2250000>;
regulator-max-microvolt = <2850000>; regulator-max-microvolt = <2750000>;
regulator-always-on; regulator-always-on;
anatop-reg-offset = <0x130>; anatop-reg-offset = <0x130>;
anatop-vol-bit-shift = <8>; anatop-vol-bit-shift = <8>;
@ -558,6 +567,7 @@
anatop-min-bit-val = <0>; anatop-min-bit-val = <0>;
anatop-min-voltage = <2100000>; anatop-min-voltage = <2100000>;
anatop-max-voltage = <2850000>; anatop-max-voltage = <2850000>;
anatop-enable-bit = <0>;
}; };
reg_arm: regulator-vddcore { reg_arm: regulator-vddcore {
@ -582,7 +592,6 @@
regulator-name = "vddpu"; regulator-name = "vddpu";
regulator-min-microvolt = <725000>; regulator-min-microvolt = <725000>;
regulator-max-microvolt = <1450000>; regulator-max-microvolt = <1450000>;
regulator-always-on;
anatop-reg-offset = <0x140>; anatop-reg-offset = <0x140>;
anatop-vol-bit-shift = <9>; anatop-vol-bit-shift = <9>;
anatop-vol-bit-width = <5>; anatop-vol-bit-width = <5>;
@ -610,17 +619,19 @@
anatop-min-voltage = <725000>; anatop-min-voltage = <725000>;
anatop-max-voltage = <1450000>; anatop-max-voltage = <1450000>;
}; };
};
tempmon: tempmon { tempmon: tempmon {
compatible = "fsl,imx6q-tempmon"; compatible = "fsl,imx6q-tempmon";
interrupts = <0 49 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 49 IRQ_TYPE_LEVEL_HIGH>;
interrupt-parent = <&gpc>;
fsl,tempmon = <&anatop>; fsl,tempmon = <&anatop>;
fsl,tempmon-data = <&ocotp>; nvmem-cells = <&tempmon_calib>, <&tempmon_temp_grade>;
nvmem-cell-names = "calib", "temp_grade";
clocks = <&clks IMX6SL_CLK_PLL3_USB_OTG>; clocks = <&clks IMX6SL_CLK_PLL3_USB_OTG>;
}; };
};
usbphy1: usbphy@020c9000 { usbphy1: usbphy@20c9000 {
compatible = "fsl,imx6sl-usbphy", "fsl,imx23-usbphy"; compatible = "fsl,imx6sl-usbphy", "fsl,imx23-usbphy";
reg = <0x020c9000 0x1000>; reg = <0x020c9000 0x1000>;
interrupts = <0 44 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 44 IRQ_TYPE_LEVEL_HIGH>;
@ -628,7 +639,7 @@
fsl,anatop = <&anatop>; fsl,anatop = <&anatop>;
}; };
usbphy2: usbphy@020ca000 { usbphy2: usbphy@20ca000 {
compatible = "fsl,imx6sl-usbphy", "fsl,imx23-usbphy"; compatible = "fsl,imx6sl-usbphy", "fsl,imx23-usbphy";
reg = <0x020ca000 0x1000>; reg = <0x020ca000 0x1000>;
interrupts = <0 45 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 45 IRQ_TYPE_LEVEL_HIGH>;
@ -636,7 +647,7 @@
fsl,anatop = <&anatop>; fsl,anatop = <&anatop>;
}; };
snvs: snvs@020cc000 { snvs: snvs@20cc000 {
compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd"; compatible = "fsl,sec-v4.0-mon", "syscon", "simple-mfd";
reg = <0x020cc000 0x4000>; reg = <0x020cc000 0x4000>;
@ -652,22 +663,23 @@
compatible = "syscon-poweroff"; compatible = "syscon-poweroff";
regmap = <&snvs>; regmap = <&snvs>;
offset = <0x38>; offset = <0x38>;
value = <0x60>;
mask = <0x60>; mask = <0x60>;
status = "disabled"; status = "disabled";
}; };
}; };
epit1: epit@020d0000 { epit1: epit@20d0000 {
reg = <0x020d0000 0x4000>; reg = <0x020d0000 0x4000>;
interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 56 IRQ_TYPE_LEVEL_HIGH>;
}; };
epit2: epit@020d4000 { epit2: epit@20d4000 {
reg = <0x020d4000 0x4000>; reg = <0x020d4000 0x4000>;
interrupts = <0 57 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 57 IRQ_TYPE_LEVEL_HIGH>;
}; };
src: src@020d8000 { src: reset-controller@20d8000 {
compatible = "fsl,imx6sl-src", "fsl,imx51-src"; compatible = "fsl,imx6sl-src", "fsl,imx51-src";
reg = <0x020d8000 0x4000>; reg = <0x020d8000 0x4000>;
interrupts = <0 91 IRQ_TYPE_LEVEL_HIGH>, interrupts = <0 91 IRQ_TYPE_LEVEL_HIGH>,
@ -675,63 +687,89 @@
#reset-cells = <1>; #reset-cells = <1>;
}; };
gpc: gpc@020dc000 { gpc: gpc@20dc000 {
compatible = "fsl,imx6sl-gpc", "fsl,imx6q-gpc"; compatible = "fsl,imx6sl-gpc", "fsl,imx6q-gpc";
reg = <0x020dc000 0x4000>; reg = <0x020dc000 0x4000>;
interrupt-controller; interrupt-controller;
#interrupt-cells = <3>; #interrupt-cells = <3>;
interrupts = <0 89 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 89 IRQ_TYPE_LEVEL_HIGH>;
interrupt-parent = <&intc>; interrupt-parent = <&intc>;
pu-supply = <&reg_pu>; clocks = <&clks IMX6SL_CLK_IPG>;
clocks = <&clks IMX6SL_CLK_GPU2D_OVG>, clock-names = "ipg";
<&clks IMX6SL_CLK_GPU2D_PODF>;
#power-domain-cells = <1>; pgc {
#address-cells = <1>;
#size-cells = <0>;
power-domain@0 {
reg = <0>;
#power-domain-cells = <0>;
}; };
gpr: iomuxc-gpr@020e0000 { pd_pu: power-domain@1 {
reg = <1>;
#power-domain-cells = <0>;
power-supply = <&reg_pu>;
clocks = <&clks IMX6SL_CLK_GPU2D_OVG>,
<&clks IMX6SL_CLK_GPU2D_PODF>;
};
pd_disp: power-domain@2 {
reg = <2>;
#power-domain-cells = <0>;
clocks = <&clks IMX6SL_CLK_LCDIF_AXI>,
<&clks IMX6SL_CLK_LCDIF_PIX>,
<&clks IMX6SL_CLK_EPDC_AXI>,
<&clks IMX6SL_CLK_EPDC_PIX>,
<&clks IMX6SL_CLK_PXP_AXI>;
};
};
};
gpr: iomuxc-gpr@20e0000 {
compatible = "fsl,imx6sl-iomuxc-gpr", compatible = "fsl,imx6sl-iomuxc-gpr",
"fsl,imx6q-iomuxc-gpr", "syscon"; "fsl,imx6q-iomuxc-gpr", "syscon";
reg = <0x020e0000 0x38>; reg = <0x020e0000 0x38>;
}; };
iomuxc: iomuxc@020e0000 { iomuxc: pinctrl@20e0000 {
compatible = "fsl,imx6sl-iomuxc"; compatible = "fsl,imx6sl-iomuxc";
reg = <0x020e0000 0x4000>; reg = <0x020e0000 0x4000>;
}; };
csi: csi@020e4000 { csi: csi@20e4000 {
reg = <0x020e4000 0x4000>; reg = <0x020e4000 0x4000>;
interrupts = <0 7 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 7 IRQ_TYPE_LEVEL_HIGH>;
}; };
spdc: spdc@020e8000 { spdc: spdc@20e8000 {
reg = <0x020e8000 0x4000>; reg = <0x020e8000 0x4000>;
interrupts = <0 6 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 6 IRQ_TYPE_LEVEL_HIGH>;
}; };
sdma: sdma@020ec000 { sdma: sdma@20ec000 {
compatible = "fsl,imx6sl-sdma", "fsl,imx6q-sdma"; compatible = "fsl,imx6sl-sdma", "fsl,imx6q-sdma";
reg = <0x020ec000 0x4000>; reg = <0x020ec000 0x4000>;
interrupts = <0 2 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 2 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clks IMX6SL_CLK_SDMA>, clocks = <&clks IMX6SL_CLK_SDMA>,
<&clks IMX6SL_CLK_SDMA>; <&clks IMX6SL_CLK_AHB>;
clock-names = "ipg", "ahb"; clock-names = "ipg", "ahb";
#dma-cells = <3>; #dma-cells = <3>;
/* imx6sl reuses imx6q sdma firmware */ /* imx6sl reuses imx6q sdma firmware */
fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin"; fsl,sdma-ram-script-name = "imx/sdma/sdma-imx6q.bin";
}; };
pxp: pxp@020f0000 { pxp: pxp@20f0000 {
reg = <0x020f0000 0x4000>; reg = <0x020f0000 0x4000>;
interrupts = <0 98 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 98 IRQ_TYPE_LEVEL_HIGH>;
}; };
epdc: epdc@020f4000 { epdc: epdc@20f4000 {
reg = <0x020f4000 0x4000>; reg = <0x020f4000 0x4000>;
interrupts = <0 97 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 97 IRQ_TYPE_LEVEL_HIGH>;
}; };
lcdif: lcdif@020f8000 { lcdif: lcdif@20f8000 {
compatible = "fsl,imx6sl-lcdif", "fsl,imx28-lcdif"; compatible = "fsl,imx6sl-lcdif", "fsl,imx28-lcdif";
reg = <0x020f8000 0x4000>; reg = <0x020f8000 0x4000>;
interrupts = <0 39 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 39 IRQ_TYPE_LEVEL_HIGH>;
@ -740,9 +778,10 @@
<&clks IMX6SL_CLK_DUMMY>; <&clks IMX6SL_CLK_DUMMY>;
clock-names = "pix", "axi", "disp_axi"; clock-names = "pix", "axi", "disp_axi";
status = "disabled"; status = "disabled";
power-domains = <&pd_disp>;
}; };
dcp: dcp@020fc000 { dcp: crypto@20fc000 {
compatible = "fsl,imx6sl-dcp", "fsl,imx28-dcp"; compatible = "fsl,imx6sl-dcp", "fsl,imx28-dcp";
reg = <0x020fc000 0x4000>; reg = <0x020fc000 0x4000>;
interrupts = <0 99 IRQ_TYPE_LEVEL_HIGH>, interrupts = <0 99 IRQ_TYPE_LEVEL_HIGH>,
@ -751,14 +790,14 @@
}; };
}; };
aips2: bus@02100000 { aips2: bus@2100000 {
compatible = "fsl,aips-bus", "simple-bus"; compatible = "fsl,aips-bus", "simple-bus";
#address-cells = <1>; #address-cells = <1>;
#size-cells = <1>; #size-cells = <1>;
reg = <0x02100000 0x100000>; reg = <0x02100000 0x100000>;
ranges; ranges;
usbotg1: usb@02184000 { usbotg1: usb@2184000 {
compatible = "fsl,imx6sl-usb", "fsl,imx27-usb"; compatible = "fsl,imx6sl-usb", "fsl,imx27-usb";
reg = <0x02184000 0x200>; reg = <0x02184000 0x200>;
interrupts = <0 43 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 43 IRQ_TYPE_LEVEL_HIGH>;
@ -771,7 +810,7 @@
status = "disabled"; status = "disabled";
}; };
usbotg2: usb@02184200 { usbotg2: usb@2184200 {
compatible = "fsl,imx6sl-usb", "fsl,imx27-usb"; compatible = "fsl,imx6sl-usb", "fsl,imx27-usb";
reg = <0x02184200 0x200>; reg = <0x02184200 0x200>;
interrupts = <0 42 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 42 IRQ_TYPE_LEVEL_HIGH>;
@ -784,11 +823,13 @@
status = "disabled"; status = "disabled";
}; };
usbh: usb@02184400 { usbh: usb@2184400 {
compatible = "fsl,imx6sl-usb", "fsl,imx27-usb"; compatible = "fsl,imx6sl-usb", "fsl,imx27-usb";
reg = <0x02184400 0x200>; reg = <0x02184400 0x200>;
interrupts = <0 40 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 40 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clks IMX6SL_CLK_USBOH3>; clocks = <&clks IMX6SL_CLK_USBOH3>;
fsl,usbphy = <&usbphynop1>;
phy_type = "hsic";
fsl,usbmisc = <&usbmisc 2>; fsl,usbmisc = <&usbmisc 2>;
dr_mode = "host"; dr_mode = "host";
ahb-burst-config = <0x0>; ahb-burst-config = <0x0>;
@ -797,14 +838,14 @@
status = "disabled"; status = "disabled";
}; };
usbmisc: usbmisc@02184800 { usbmisc: usbmisc@2184800 {
#index-cells = <1>; #index-cells = <1>;
compatible = "fsl,imx6sl-usbmisc", "fsl,imx6q-usbmisc"; compatible = "fsl,imx6sl-usbmisc", "fsl,imx6q-usbmisc";
reg = <0x02184800 0x200>; reg = <0x02184800 0x200>;
clocks = <&clks IMX6SL_CLK_USBOH3>; clocks = <&clks IMX6SL_CLK_USBOH3>;
}; };
fec: ethernet@02188000 { fec: ethernet@2188000 {
compatible = "fsl,imx6sl-fec", "fsl,imx25-fec"; compatible = "fsl,imx6sl-fec", "fsl,imx25-fec";
reg = <0x02188000 0x4000>; reg = <0x02188000 0x4000>;
interrupts = <0 114 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 114 IRQ_TYPE_LEVEL_HIGH>;
@ -814,7 +855,7 @@
status = "disabled"; status = "disabled";
}; };
usdhc1: usdhc@02190000 { usdhc1: mmc@2190000 {
compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc"; compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
reg = <0x02190000 0x4000>; reg = <0x02190000 0x4000>;
interrupts = <0 22 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 22 IRQ_TYPE_LEVEL_HIGH>;
@ -826,7 +867,7 @@
status = "disabled"; status = "disabled";
}; };
usdhc2: usdhc@02194000 { usdhc2: mmc@2194000 {
compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc"; compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
reg = <0x02194000 0x4000>; reg = <0x02194000 0x4000>;
interrupts = <0 23 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 23 IRQ_TYPE_LEVEL_HIGH>;
@ -838,7 +879,7 @@
status = "disabled"; status = "disabled";
}; };
usdhc3: usdhc@02198000 { usdhc3: mmc@2198000 {
compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc"; compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
reg = <0x02198000 0x4000>; reg = <0x02198000 0x4000>;
interrupts = <0 24 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 24 IRQ_TYPE_LEVEL_HIGH>;
@ -850,7 +891,7 @@
status = "disabled"; status = "disabled";
}; };
usdhc4: usdhc@0219c000 { usdhc4: mmc@219c000 {
compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc"; compatible = "fsl,imx6sl-usdhc", "fsl,imx6q-usdhc";
reg = <0x0219c000 0x4000>; reg = <0x0219c000 0x4000>;
interrupts = <0 25 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 25 IRQ_TYPE_LEVEL_HIGH>;
@ -862,7 +903,7 @@
status = "disabled"; status = "disabled";
}; };
i2c1: i2c@021a0000 { i2c1: i2c@21a0000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c"; compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c";
@ -872,7 +913,7 @@
status = "disabled"; status = "disabled";
}; };
i2c2: i2c@021a4000 { i2c2: i2c@21a4000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c"; compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c";
@ -882,7 +923,7 @@
status = "disabled"; status = "disabled";
}; };
i2c3: i2c@021a8000 { i2c3: i2c@21a8000 {
#address-cells = <1>; #address-cells = <1>;
#size-cells = <0>; #size-cells = <0>;
compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c"; compatible = "fsl,imx6sl-i2c", "fsl,imx21-i2c";
@ -892,17 +933,20 @@
status = "disabled"; status = "disabled";
}; };
mmdc: mmdc@021b0000 { memory-controller@21b0000 {
compatible = "fsl,imx6sl-mmdc", "fsl,imx6q-mmdc"; compatible = "fsl,imx6sl-mmdc", "fsl,imx6q-mmdc";
reg = <0x021b0000 0x4000>; reg = <0x021b0000 0x4000>;
clocks = <&clks IMX6SL_CLK_MMDC_P0_IPG>;
}; };
rngb: rngb@021b4000 { rngb: rngb@21b4000 {
compatible = "fsl,imx6sl-rngb", "fsl,imx25-rngb";
reg = <0x021b4000 0x4000>; reg = <0x021b4000 0x4000>;
interrupts = <0 5 IRQ_TYPE_LEVEL_HIGH>; interrupts = <0 5 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clks IMX6SL_CLK_DUMMY>;
}; };
weim: weim@021b8000 { weim: weim@21b8000 {
#address-cells = <2>; #address-cells = <2>;
#size-cells = <1>; #size-cells = <1>;
reg = <0x021b8000 0x4000>; reg = <0x021b8000 0x4000>;
@ -911,17 +955,51 @@
status = "disabled"; status = "disabled";
}; };
ocotp: ocotp@021bc000 { ocotp: efuse@21bc000 {
compatible = "fsl,imx6sl-ocotp", "syscon"; compatible = "fsl,imx6sl-ocotp", "syscon";
reg = <0x021bc000 0x4000>; reg = <0x021bc000 0x4000>;
clocks = <&clks IMX6SL_CLK_OCOTP>; clocks = <&clks IMX6SL_CLK_OCOTP>;
#address-cells = <1>;
#size-cells = <1>;
cpu_speed_grade: speed-grade@10 {
reg = <0x10 4>;
}; };
audmux: audmux@021d8000 { tempmon_calib: calib@38 {
reg = <0x38 4>;
};
tempmon_temp_grade: temp-grade@20 {
reg = <0x20 4>;
};
};
audmux: audmux@21d8000 {
compatible = "fsl,imx6sl-audmux", "fsl,imx31-audmux"; compatible = "fsl,imx6sl-audmux", "fsl,imx31-audmux";
reg = <0x021d8000 0x4000>; reg = <0x021d8000 0x4000>;
status = "disabled"; status = "disabled";
}; };
}; };
gpu_2d: gpu@2200000 {
compatible = "vivante,gc";
reg = <0x02200000 0x4000>;
interrupts = <0 10 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clks IMX6SL_CLK_MMDC_ROOT>,
<&clks IMX6SL_CLK_GPU2D_OVG>;
clock-names = "bus", "core";
power-domains = <&pd_pu>;
};
gpu_vg: gpu@2204000 {
compatible = "vivante,gc";
reg = <0x02204000 0x4000>;
interrupts = <0 11 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&clks IMX6SL_CLK_MMDC_ROOT>,
<&clks IMX6SL_CLK_GPU2D_OVG>;
clock-names = "bus", "core";
power-domains = <&pd_pu>;
};
}; };
}; };

10
include/dt-bindings/clock/imx6sl-clock.h
View File

@ -1,10 +1,6 @@
/* SPDX-License-Identifier: GPL-2.0-only */
/* /*
* Copyright 2013 Freescale Semiconductor, Inc. * Copyright 2013 Freescale Semiconductor, Inc.
*
* This program is free software; you can redistribute it and/or modify
* it under the terms of the GNU General Public License version 2 as
* published by the Free Software Foundation.
*
*/ */
#ifndef __DT_BINDINGS_CLOCK_IMX6SL_H #ifndef __DT_BINDINGS_CLOCK_IMX6SL_H
@ -175,6 +171,8 @@
#define IMX6SL_CLK_SSI2_IPG 162 #define IMX6SL_CLK_SSI2_IPG 162
#define IMX6SL_CLK_SSI3_IPG 163 #define IMX6SL_CLK_SSI3_IPG 163
#define IMX6SL_CLK_SPDIF_GCLK 164 #define IMX6SL_CLK_SPDIF_GCLK 164
#define IMX6SL_CLK_END 165 #define IMX6SL_CLK_MMDC_P0_IPG 165
#define IMX6SL_CLK_MMDC_P1_IPG 166
#define IMX6SL_CLK_END 167
#endif /* __DT_BINDINGS_CLOCK_IMX6SL_H */ #endif /* __DT_BINDINGS_CLOCK_IMX6SL_H */