random-mirrors/smaeul-u-boot
1
0
Fork 0
mirror of https://github.com/smaeul/u-boot.git synced 2025-10-14 12:56:00 +01:00
Code Issues Packages Projects Releases Wiki Activity

Convert CONFIG_BITBANGMII_MULTI to Kconfig

Browse Source 
This converts the following to Kconfig:
   CONFIG_BITBANGMII_MULTI

Signed-off-by: Tom Rini <trini@konsulko.com>
This commit is contained in:
Tom Rini 2022-03-21 21:33:31 -04:00
parent 797c2b4a1a
commit 448dfb407f
41 changed files with 24 additions and 45 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
configs/alt_defconfig
View File

@ -76,6 +76,7 @@ CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_SPANSION=y CONFIG_SPI_FLASH_SPANSION=y
CONFIG_SPI_FLASH_MTD=y CONFIG_SPI_FLASH_MTD=y
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_MICREL=y CONFIG_PHY_MICREL=y
CONFIG_PHY_MICREL_KSZ8XXX=y CONFIG_PHY_MICREL_KSZ8XXX=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y

1
configs/armadillo-800eva_defconfig
View File

@ -41,6 +41,7 @@ CONFIG_ENV_ADDR=0x40000
CONFIG_VERSION_VARIABLE=y CONFIG_VERSION_VARIABLE=y
# CONFIG_MMC is not set # CONFIG_MMC is not set
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_SMSC=y CONFIG_PHY_SMSC=y
CONFIG_SH_ETHER=y CONFIG_SH_ETHER=y
CONFIG_SCIF_CONSOLE=y CONFIG_SCIF_CONSOLE=y

1
configs/controlcenterdc_defconfig
View File

@ -73,6 +73,7 @@ CONFIG_MMC_SDHCI_MV=y
CONFIG_SF_DEFAULT_BUS=1 CONFIG_SF_DEFAULT_BUS=1
CONFIG_SPI_FLASH_STMICRO=y CONFIG_SPI_FLASH_STMICRO=y
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_MARVELL=y CONFIG_PHY_MARVELL=y
CONFIG_PHY_GIGE=y CONFIG_PHY_GIGE=y
CONFIG_MVNETA=y CONFIG_MVNETA=y

1
configs/gose_defconfig
View File

@ -74,6 +74,7 @@ CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_SPANSION=y CONFIG_SPI_FLASH_SPANSION=y
CONFIG_SPI_FLASH_MTD=y CONFIG_SPI_FLASH_MTD=y
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_MICREL=y CONFIG_PHY_MICREL=y
CONFIG_PHY_MICREL_KSZ8XXX=y CONFIG_PHY_MICREL_KSZ8XXX=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y

1
configs/grpeach_defconfig
View File

@ -44,6 +44,7 @@ CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_MACRONIX=y CONFIG_SPI_FLASH_MACRONIX=y
# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set # CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y
CONFIG_SH_ETHER=y CONFIG_SH_ETHER=y
CONFIG_PINCTRL=y CONFIG_PINCTRL=y

1
configs/hihope_rzg2_defconfig
View File

@ -62,6 +62,7 @@ CONFIG_RENESAS_SDHI=y
CONFIG_DM_SPI_FLASH=y CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_WINBOND=y CONFIG_SPI_FLASH_WINBOND=y
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_REALTEK=y CONFIG_PHY_REALTEK=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y
CONFIG_RENESAS_RAVB=y CONFIG_RENESAS_RAVB=y

1
configs/koelsch_defconfig
View File

@ -74,6 +74,7 @@ CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_SPANSION=y CONFIG_SPI_FLASH_SPANSION=y
CONFIG_SPI_FLASH_MTD=y CONFIG_SPI_FLASH_MTD=y
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_MICREL=y CONFIG_PHY_MICREL=y
CONFIG_PHY_MICREL_KSZ8XXX=y CONFIG_PHY_MICREL_KSZ8XXX=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y

1
configs/lager_defconfig
View File

@ -76,6 +76,7 @@ CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_SPANSION=y CONFIG_SPI_FLASH_SPANSION=y
CONFIG_SPI_FLASH_MTD=y CONFIG_SPI_FLASH_MTD=y
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_MICREL=y CONFIG_PHY_MICREL=y
CONFIG_PHY_MICREL_KSZ8XXX=y CONFIG_PHY_MICREL_KSZ8XXX=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y

1
configs/porter_defconfig
View File

@ -74,6 +74,7 @@ CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_SPANSION=y CONFIG_SPI_FLASH_SPANSION=y
CONFIG_SPI_FLASH_MTD=y CONFIG_SPI_FLASH_MTD=y
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_MICREL=y CONFIG_PHY_MICREL=y
CONFIG_PHY_MICREL_KSZ8XXX=y CONFIG_PHY_MICREL_KSZ8XXX=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y

1
configs/r8a77970_eagle_defconfig
View File

@ -58,6 +58,7 @@ CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_SPANSION=y CONFIG_SPI_FLASH_SPANSION=y
# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set # CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_MICREL=y CONFIG_PHY_MICREL=y
CONFIG_PHY_MICREL_KSZ90X1=y CONFIG_PHY_MICREL_KSZ90X1=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y

1
configs/r8a77980_condor_defconfig
View File

@ -59,6 +59,7 @@ CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_SPANSION=y CONFIG_SPI_FLASH_SPANSION=y
# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set # CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_MICREL=y CONFIG_PHY_MICREL=y
CONFIG_PHY_MICREL_KSZ90X1=y CONFIG_PHY_MICREL_KSZ90X1=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y

1
configs/r8a77990_ebisu_defconfig
View File

@ -77,6 +77,7 @@ CONFIG_SYS_MAX_FLASH_BANKS_DETECT=y
CONFIG_DM_SPI_FLASH=y CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_SPANSION=y CONFIG_SPI_FLASH_SPANSION=y
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_MICREL=y CONFIG_PHY_MICREL=y
CONFIG_PHY_MICREL_KSZ90X1=y CONFIG_PHY_MICREL_KSZ90X1=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y

1
configs/r8a77995_draak_defconfig
View File

@ -70,6 +70,7 @@ CONFIG_SYS_MAX_FLASH_BANKS_DETECT=y
CONFIG_DM_SPI_FLASH=y CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_SPANSION=y CONFIG_SPI_FLASH_SPANSION=y
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_MICREL=y CONFIG_PHY_MICREL=y
CONFIG_PHY_MICREL_KSZ90X1=y CONFIG_PHY_MICREL_KSZ90X1=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y

1
configs/r8a779a0_falcon_defconfig
View File

@ -57,6 +57,7 @@ CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_SPANSION=y CONFIG_SPI_FLASH_SPANSION=y
# CONFIG_SPI_FLASH_USE_4K_SECTORS is not set # CONFIG_SPI_FLASH_USE_4K_SECTORS is not set
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_MICREL=y CONFIG_PHY_MICREL=y
CONFIG_PHY_MICREL_KSZ90X1=y CONFIG_PHY_MICREL_KSZ90X1=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y

1
configs/rcar3_salvator-x_defconfig
View File

@ -78,6 +78,7 @@ CONFIG_SYS_MAX_FLASH_BANKS_DETECT=y
CONFIG_DM_SPI_FLASH=y CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_SPANSION=y CONFIG_SPI_FLASH_SPANSION=y
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_MICREL=y CONFIG_PHY_MICREL=y
CONFIG_PHY_MICREL_KSZ90X1=y CONFIG_PHY_MICREL_KSZ90X1=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y

1
configs/rcar3_ulcb_defconfig
View File

@ -79,6 +79,7 @@ CONFIG_SYS_MAX_FLASH_BANKS_DETECT=y
CONFIG_DM_SPI_FLASH=y CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_SPANSION=y CONFIG_SPI_FLASH_SPANSION=y
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_MICREL=y CONFIG_PHY_MICREL=y
CONFIG_PHY_MICREL_KSZ90X1=y CONFIG_PHY_MICREL_KSZ90X1=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y

1
configs/rzg2_beacon_defconfig
View File

@ -62,6 +62,7 @@ CONFIG_DM_MTD=y
CONFIG_DM_SPI_FLASH=y CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_WINBOND=y CONFIG_SPI_FLASH_WINBOND=y
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_ATHEROS=y CONFIG_PHY_ATHEROS=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y
CONFIG_RENESAS_RAVB=y CONFIG_RENESAS_RAVB=y

1
configs/silinux_ek874_defconfig
View File

@ -57,6 +57,7 @@ CONFIG_RENESAS_SDHI=y
CONFIG_DM_SPI_FLASH=y CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_WINBOND=y CONFIG_SPI_FLASH_WINBOND=y
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_REALTEK=y CONFIG_PHY_REALTEK=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y
CONFIG_RENESAS_RAVB=y CONFIG_RENESAS_RAVB=y

1
configs/silk_defconfig
View File

@ -76,6 +76,7 @@ CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_SPANSION=y CONFIG_SPI_FLASH_SPANSION=y
CONFIG_SPI_FLASH_MTD=y CONFIG_SPI_FLASH_MTD=y
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_MICREL=y CONFIG_PHY_MICREL=y
CONFIG_PHY_MICREL_KSZ8XXX=y CONFIG_PHY_MICREL_KSZ8XXX=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y

1
configs/stout_defconfig
View File

@ -74,6 +74,7 @@ CONFIG_DM_SPI_FLASH=y
CONFIG_SPI_FLASH_SPANSION=y CONFIG_SPI_FLASH_SPANSION=y
CONFIG_SPI_FLASH_MTD=y CONFIG_SPI_FLASH_MTD=y
CONFIG_BITBANGMII=y CONFIG_BITBANGMII=y
CONFIG_BITBANGMII_MULTI=y
CONFIG_PHY_MICREL=y CONFIG_PHY_MICREL=y
CONFIG_PHY_MICREL_KSZ8XXX=y CONFIG_PHY_MICREL_KSZ8XXX=y
CONFIG_DM_ETH=y CONFIG_DM_ETH=y

4
drivers/net/phy/Kconfig
View File

@ -2,6 +2,10 @@
config BITBANGMII config BITBANGMII
bool "Bit-banged ethernet MII management channel support" bool "Bit-banged ethernet MII management channel support"
config BITBANGMII_MULTI
bool "Enable the multi bus support"
depends on BITBANGMII
config MV88E6352_SWITCH config MV88E6352_SWITCH
bool "Marvell 88E6352 switch support" bool "Marvell 88E6352 switch support"

1
include/configs/alt.h
View File

@ -31,7 +31,6 @@
#define CONFIG_SH_ETHER_CACHE_WRITEBACK #define CONFIG_SH_ETHER_CACHE_WRITEBACK
#define CONFIG_SH_ETHER_CACHE_INVALIDATE #define CONFIG_SH_ETHER_CACHE_INVALIDATE
#define CONFIG_SH_ETHER_ALIGNE_SIZE 64 #define CONFIG_SH_ETHER_ALIGNE_SIZE 64
#define CONFIG_BITBANGMII_MULTI
/* Board Clock */ /* Board Clock */

1
include/configs/armadillo-800eva.h
View File

@ -68,7 +68,6 @@
#define CONFIG_SH_ETHER_BASE_ADDR 0xe9a00000 #define CONFIG_SH_ETHER_BASE_ADDR 0xe9a00000
#define CONFIG_SH_ETHER_SH7734_MII (0x01) #define CONFIG_SH_ETHER_SH7734_MII (0x01)
#define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII #define CONFIG_SH_ETHER_PHY_MODE PHY_INTERFACE_MODE_MII
#define CONFIG_BITBANGMII_MULTI
/* Board Clock */ /* Board Clock */
#define CONFIG_SH_SCIF_CLK_FREQ get_board_sys_clk() #define CONFIG_SH_SCIF_CLK_FREQ get_board_sys_clk()

3
include/configs/beacon-rzg2m.h
View File

@ -8,9 +8,6 @@
#include "rcar-gen3-common.h" #include "rcar-gen3-common.h"
/* Ethernet RAVB */
#define CONFIG_BITBANGMII_MULTI
#undef CONFIG_EXTRA_ENV_SETTINGS #undef CONFIG_EXTRA_ENV_SETTINGS
#define CONFIG_EXTRA_ENV_SETTINGS \ #define CONFIG_EXTRA_ENV_SETTINGS \

4
include/configs/condor.h
View File

@ -11,9 +11,6 @@
#include "rcar-gen3-common.h" #include "rcar-gen3-common.h"
/* Ethernet RAVB */
#define CONFIG_BITBANGMII_MULTI
/* Environment compatibility */ /* Environment compatibility */
/* SH Ether */ /* SH Ether */
@ -23,7 +20,6 @@
#define CONFIG_SH_ETHER_CACHE_WRITEBACK #define CONFIG_SH_ETHER_CACHE_WRITEBACK
#define CONFIG_SH_ETHER_CACHE_INVALIDATE #define CONFIG_SH_ETHER_CACHE_INVALIDATE
#define CONFIG_SH_ETHER_ALIGNE_SIZE 64 #define CONFIG_SH_ETHER_ALIGNE_SIZE 64
#define CONFIG_BITBANGMII_MULTI
/* Board Clock */ /* Board Clock */
/* XTAL_CLK : 33.33MHz */ /* XTAL_CLK : 33.33MHz */

5
include/configs/controlcenterdc.h
View File

@ -27,11 +27,6 @@
#define CONFIG_PCI_SCAN_SHOW #define CONFIG_PCI_SCAN_SHOW
#endif #endif
/*
* Software (bit-bang) MII driver configuration
*/
#define CONFIG_BITBANGMII_MULTI
/* SPL */ /* SPL */
/* /*
* Select the boot device here * Select the boot device here

3
include/configs/draak.h
View File

@ -11,9 +11,6 @@
#include "rcar-gen3-common.h" #include "rcar-gen3-common.h"
/* Ethernet RAVB */
#define CONFIG_BITBANGMII_MULTI
/* Generic Timer Definitions (use in assembler source) */ /* Generic Timer Definitions (use in assembler source) */
#define COUNTER_FREQUENCY 0xFE502A /* 16.66MHz from CPclk */ #define COUNTER_FREQUENCY 0xFE502A /* 16.66MHz from CPclk */

3
include/configs/eagle.h
View File

@ -11,9 +11,6 @@
#include "rcar-gen3-common.h" #include "rcar-gen3-common.h"
/* Ethernet RAVB */
#define CONFIG_BITBANGMII_MULTI
/* Environment compatibility */ /* Environment compatibility */
/* Board Clock */ /* Board Clock */

3
include/configs/ebisu.h
View File

@ -13,9 +13,6 @@
#include "rcar-gen3-common.h" #include "rcar-gen3-common.h"
/* Ethernet RAVB */
#define CONFIG_BITBANGMII_MULTI
/* Generic Timer Definitions (use in assembler source) */ /* Generic Timer Definitions (use in assembler source) */
#define COUNTER_FREQUENCY 0xFE502A /* 16.66MHz from CPclk */ #define COUNTER_FREQUENCY 0xFE502A /* 16.66MHz from CPclk */

3
include/configs/falcon.h
View File

@ -21,9 +21,6 @@
#define GICD_BASE 0xF1000000 #define GICD_BASE 0xF1000000
#define GICR_BASE 0xF1060000 #define GICR_BASE 0xF1060000
/* Ethernet RAVB */
#define CONFIG_BITBANGMII_MULTI
/* Board Clock */ /* Board Clock */
/* XTAL_CLK : 16.66MHz */ /* XTAL_CLK : 16.66MHz */

1
include/configs/gose.h
View File

@ -27,7 +27,6 @@
#define CONFIG_SH_ETHER_CACHE_WRITEBACK #define CONFIG_SH_ETHER_CACHE_WRITEBACK
#define CONFIG_SH_ETHER_CACHE_INVALIDATE #define CONFIG_SH_ETHER_CACHE_INVALIDATE
#define CONFIG_SH_ETHER_ALIGNE_SIZE 64 #define CONFIG_SH_ETHER_ALIGNE_SIZE 64
#define CONFIG_BITBANGMII_MULTI
/* Board Clock */ /* Board Clock */

1
include/configs/grpeach.h
View File

@ -28,6 +28,5 @@
#define CONFIG_SH_ETHER_CACHE_WRITEBACK #define CONFIG_SH_ETHER_CACHE_WRITEBACK
#define CONFIG_SH_ETHER_CACHE_INVALIDATE #define CONFIG_SH_ETHER_CACHE_INVALIDATE
#define CONFIG_SH_ETHER_ALIGNE_SIZE 64 #define CONFIG_SH_ETHER_ALIGNE_SIZE 64
#define CONFIG_BITBANGMII_MULTI
#endif /* __GRPEACH_H */ #endif /* __GRPEACH_H */

3
include/configs/hihope-rzg2.h
View File

@ -11,9 +11,6 @@
#include "rcar-gen3-common.h" #include "rcar-gen3-common.h"
/* Ethernet RAVB */
#define CONFIG_BITBANGMII_MULTI
/* Generic Timer Definitions (use in assembler source) */ /* Generic Timer Definitions (use in assembler source) */
#define COUNTER_FREQUENCY 0xFE502A /* 16.66MHz from CPclk */ #define COUNTER_FREQUENCY 0xFE502A /* 16.66MHz from CPclk */

1
include/configs/koelsch.h
View File

@ -27,7 +27,6 @@
#define CONFIG_SH_ETHER_CACHE_WRITEBACK #define CONFIG_SH_ETHER_CACHE_WRITEBACK
#define CONFIG_SH_ETHER_CACHE_INVALIDATE #define CONFIG_SH_ETHER_CACHE_INVALIDATE
#define CONFIG_SH_ETHER_ALIGNE_SIZE 64 #define CONFIG_SH_ETHER_ALIGNE_SIZE 64
#define CONFIG_BITBANGMII_MULTI
/* Board Clock */ /* Board Clock */

1
include/configs/lager.h
View File

@ -28,7 +28,6 @@
#define CONFIG_SH_ETHER_CACHE_WRITEBACK #define CONFIG_SH_ETHER_CACHE_WRITEBACK
#define CONFIG_SH_ETHER_CACHE_INVALIDATE #define CONFIG_SH_ETHER_CACHE_INVALIDATE
#define CONFIG_SH_ETHER_ALIGNE_SIZE 64 #define CONFIG_SH_ETHER_ALIGNE_SIZE 64
#define CONFIG_BITBANGMII_MULTI
/* Board Clock */ /* Board Clock */

1
include/configs/porter.h
View File

@ -32,7 +32,6 @@
#define CONFIG_SH_ETHER_CACHE_WRITEBACK #define CONFIG_SH_ETHER_CACHE_WRITEBACK
#define CONFIG_SH_ETHER_CACHE_INVALIDATE #define CONFIG_SH_ETHER_CACHE_INVALIDATE
#define CONFIG_SH_ETHER_ALIGNE_SIZE 64 #define CONFIG_SH_ETHER_ALIGNE_SIZE 64
#define CONFIG_BITBANGMII_MULTI
/* Board Clock */ /* Board Clock */

3
include/configs/salvator-x.h
View File

@ -11,9 +11,6 @@
#include "rcar-gen3-common.h" #include "rcar-gen3-common.h"
/* Ethernet RAVB */
#define CONFIG_BITBANGMII_MULTI
/* Generic Timer Definitions (use in assembler source) */ /* Generic Timer Definitions (use in assembler source) */
#define COUNTER_FREQUENCY 0xFE502A /* 16.66MHz from CPclk */ #define COUNTER_FREQUENCY 0xFE502A /* 16.66MHz from CPclk */

3
include/configs/silinux-ek874.h
View File

@ -11,9 +11,6 @@
#include "rcar-gen3-common.h" #include "rcar-gen3-common.h"
/* Ethernet RAVB */
#define CONFIG_BITBANGMII_MULTI
/* Generic Timer Definitions (use in assembler source) */ /* Generic Timer Definitions (use in assembler source) */
#define COUNTER_FREQUENCY 0xFE502A /* 16.66MHz from CPclk */ #define COUNTER_FREQUENCY 0xFE502A /* 16.66MHz from CPclk */

1
include/configs/silk.h
View File

@ -32,7 +32,6 @@
#define CONFIG_SH_ETHER_CACHE_WRITEBACK #define CONFIG_SH_ETHER_CACHE_WRITEBACK
#define CONFIG_SH_ETHER_CACHE_INVALIDATE #define CONFIG_SH_ETHER_CACHE_INVALIDATE
#define CONFIG_SH_ETHER_ALIGNE_SIZE 64 #define CONFIG_SH_ETHER_ALIGNE_SIZE 64
#define CONFIG_BITBANGMII_MULTI
/* Board Clock */ /* Board Clock */

1
include/configs/stout.h
View File

@ -36,7 +36,6 @@
#define CONFIG_SH_ETHER_CACHE_WRITEBACK #define CONFIG_SH_ETHER_CACHE_WRITEBACK
#define CONFIG_SH_ETHER_CACHE_INVALIDATE #define CONFIG_SH_ETHER_CACHE_INVALIDATE
#define CONFIG_SH_ETHER_ALIGNE_SIZE 64 #define CONFIG_SH_ETHER_ALIGNE_SIZE 64
#define CONFIG_BITBANGMII_MULTI
/* Board Clock */ /* Board Clock */

3
include/configs/ulcb.h
View File

@ -11,9 +11,6 @@
#include "rcar-gen3-common.h" #include "rcar-gen3-common.h"
/* Ethernet RAVB */
#define CONFIG_BITBANGMII_MULTI
/* Generic Timer Definitions (use in assembler source) */ /* Generic Timer Definitions (use in assembler source) */
#define COUNTER_FREQUENCY 0xFE502A /* 16.66MHz from CPclk */ #define COUNTER_FREQUENCY 0xFE502A /* 16.66MHz from CPclk */