random-mirrors/smaeul-u-boot
1
0
Fork 0
mirror of https://github.com/smaeul/u-boot.git synced 2025-10-14 04:46:01 +01:00
Code Issues Packages Projects Releases Wiki Activity

arm: socfpga: Fix with the correct polling on bit is set

Browse Source 
Commit 2baa997240d ("arm: socfpga: Add FPGA driver support for Arria 10")
Polling on wrong cleared bit. Fix with correct polling on bit is set.

Fixes: 2baa997240d ("arm: socfpga: Add FPGA driver support for Arria 10")

Signed-off-by: Tien Fong Chee <tien.fong.chee@intel.com>
This commit is contained in:
Tien Fong Chee 2017-12-05 15:57:58 +08:00 committed by Marek Vasut
parent d2a1f120cf
commit 4ae87a83a6
1 changed files with 5 additions and 5 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
drivers/fpga/socfpga_arria10.c
View File

@ -111,12 +111,12 @@ static int wait_for_nconfig_pin_and_nstatus_pin(void)
unsigned long mask = ALT_FPGAMGR_IMGCFG_STAT_F2S_NCONFIG_PIN_SET_MSK | unsigned long mask = ALT_FPGAMGR_IMGCFG_STAT_F2S_NCONFIG_PIN_SET_MSK |
ALT_FPGAMGR_IMGCFG_STAT_F2S_NSTATUS_PIN_SET_MSK; ALT_FPGAMGR_IMGCFG_STAT_F2S_NSTATUS_PIN_SET_MSK;
/* Poll until f2s_nconfig_pin and f2s_nstatus_pin; loop until de-asserted, /*
* timeout at 1000ms * Poll until f2s_nconfig_pin and f2s_nstatus_pin; loop until
* de-asserted, timeout at 1000ms
*/ */
return wait_for_bit_le32(&fpga_manager_base->imgcfg_stat, return wait_for_bit_le32(&fpga_manager_base->imgcfg_stat, mask,
mask, true, FPGA_TIMEOUT_MSEC, false);
false, FPGA_TIMEOUT_MSEC, false);
} }
static int wait_for_f2s_nstatus_pin(unsigned long value) static int wait_for_f2s_nstatus_pin(unsigned long value)