mirror of
https://github.com/smaeul/u-boot.git
synced 2025-10-14 04:46:01 +01:00
ARM: imx: imx8m: Add 933 MHz PLL settings
Add settings for operating PLL at 933 MHz. This setting is useful in case the LPDDR4 DRAM should operate at 1866 MHz or 3733 MT/s. Signed-off-by: Marek Vasut <marex@denx.de> Cc: Fabio Estevam <festevam@denx.de> Cc: Peng Fan <peng.fan@nxp.com> Cc: Stefano Babic <sbabic@denx.de> Reviewed-by: Fabio Estevam <festevam@denx.de>
This commit is contained in:
parent
a0044538c8
commit
4ca42af8f5
@ -48,6 +48,7 @@ int enable_i2c_clk(unsigned char enable, unsigned i2c_num)
|
|||||||
#ifdef CONFIG_SPL_BUILD
|
#ifdef CONFIG_SPL_BUILD
|
||||||
static struct imx_int_pll_rate_table imx8mm_fracpll_tbl[] = {
|
static struct imx_int_pll_rate_table imx8mm_fracpll_tbl[] = {
|
||||||
PLL_1443X_RATE(1000000000U, 250, 3, 1, 0),
|
PLL_1443X_RATE(1000000000U, 250, 3, 1, 0),
|
||||||
|
PLL_1443X_RATE(933000000U, 311, 4, 1, 0),
|
||||||
PLL_1443X_RATE(800000000U, 300, 9, 0, 0),
|
PLL_1443X_RATE(800000000U, 300, 9, 0, 0),
|
||||||
PLL_1443X_RATE(750000000U, 250, 8, 0, 0),
|
PLL_1443X_RATE(750000000U, 250, 8, 0, 0),
|
||||||
PLL_1443X_RATE(650000000U, 325, 3, 2, 0),
|
PLL_1443X_RATE(650000000U, 325, 3, 2, 0),
|
||||||
|
Loading…
x
Reference in New Issue
Block a user