Convert CONFIG_HAS_FSL_DR_USB to Kconfig

This converts the following to Kconfig:
   CONFIG_HAS_FSL_DR_USB

Signed-off-by: Tom Rini <trini@konsulko.com>
This commit is contained in:
Tom Rini 2022-06-08 08:24:28 -04:00
parent e78e880da9
commit 5cc1d9214a
13 changed files with 6 additions and 17 deletions

View File

@ -108,3 +108,7 @@ config QIXIS_I2C_ACCESS
bool "Access to QIXIS is over i2c" bool "Access to QIXIS is over i2c"
depends on FSL_QIXIS depends on FSL_QIXIS
default y default y
config HAS_FSL_DR_USB
def_bool y
depends on USB_EHCI_HCD && PPC

View File

@ -11,4 +11,6 @@ config SYS_VENDOR
config SYS_CONFIG_NAME config SYS_CONFIG_NAME
default "p1_p2_rdb_pc" default "p1_p2_rdb_pc"
source "board/freescale/common/Kconfig"
endif endif

View File

@ -306,8 +306,6 @@
* Environment Configuration * Environment Configuration
*/ */
#define CONFIG_HAS_FSL_DR_USB
#define CONFIG_NETDEV "eth1" #define CONFIG_NETDEV "eth1"
#define CONFIG_HOSTNAME "mpc837x_rdb" #define CONFIG_HOSTNAME "mpc837x_rdb"

View File

@ -490,8 +490,6 @@ extern unsigned long get_sdram_size(void);
#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR
#endif #endif
#define CONFIG_HAS_FSL_DR_USB
/* /*
* Environment * Environment
*/ */

View File

@ -376,7 +376,6 @@
/* /*
* USB * USB
*/ */
#define CONFIG_HAS_FSL_DR_USB
#define CONFIG_HAS_FSL_MPH_USB #define CONFIG_HAS_FSL_MPH_USB
#ifdef CONFIG_MMC #ifdef CONFIG_MMC

View File

@ -399,7 +399,6 @@
/* /*
* USB * USB
*/ */
#define CONFIG_HAS_FSL_DR_USB
/* /*
* SDHC * SDHC

View File

@ -403,7 +403,6 @@
/* /*
* USB * USB
*/ */
#define CONFIG_HAS_FSL_DR_USB
#ifdef CONFIG_MMC #ifdef CONFIG_MMC
#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR

View File

@ -474,9 +474,6 @@
/* /*
* USB * USB
*/ */
#ifdef CONFIG_USB_EHCI_HCD
#define CONFIG_HAS_FSL_DR_USB
#endif
/* /*
* SDHC * SDHC

View File

@ -430,9 +430,6 @@
/* /*
* USB * USB
*/ */
#ifdef CONFIG_USB_EHCI_HCD
#define CONFIG_HAS_FSL_DR_USB
#endif
/* /*
* SDHC * SDHC

View File

@ -448,7 +448,6 @@
/* /*
* USB * USB
*/ */
#define CONFIG_HAS_FSL_DR_USB
#ifdef CONFIG_MMC #ifdef CONFIG_MMC
#define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR #define CONFIG_SYS_FSL_ESDHC_ADDR CONFIG_SYS_MPC85xx_ESDHC_ADDR

View File

@ -374,7 +374,6 @@
/* /*
* USB * USB
*/ */
#define CONFIG_HAS_FSL_DR_USB
#define CONFIG_HAS_FSL_MPH_USB #define CONFIG_HAS_FSL_MPH_USB
#ifdef CONFIG_MMC #ifdef CONFIG_MMC

View File

@ -182,7 +182,6 @@
#define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR + 0x4600) #define CONFIG_SYS_NS16550_COM2 (CONFIG_SYS_IMMR + 0x4600)
#define CONFIG_SYS_NS16550_CLK (get_bus_freq(0)) #define CONFIG_SYS_NS16550_CLK (get_bus_freq(0))
#define CONFIG_HAS_FSL_DR_USB
#define CONFIG_SYS_SCCR_USBDRCM 3 #define CONFIG_SYS_SCCR_USBDRCM 3
/* /*

View File

@ -456,7 +456,6 @@
/* /*
* USB * USB
*/ */
#define CONFIG_HAS_FSL_DR_USB
#if defined(CONFIG_TARGET_P1020RDB_PD) #if defined(CONFIG_TARGET_P1020RDB_PD)
#define CONFIG_USB_MAX_CONTROLLER_COUNT 1 #define CONFIG_USB_MAX_CONTROLLER_COUNT 1