random-mirrors/smaeul-u-boot
1
0
Fork 0
mirror of https://github.com/smaeul/u-boot.git synced 2025-10-14 04:46:01 +01:00
Code Issues Packages Projects Releases Wiki Activity

microblaze: cache: split flush_cache() function

Browse Source 
Factor out icache/dcache components from flush_cache() function. Call the
newly added __flush_icache()/__flush_dcache() functions inside
icache_disable() and dcache_disable(), respectively. There is no need to
flush both caches when disabling a particular cache type.

Signed-off-by: Ovidiu Panait <ovpanait@gmail.com>
Link: https://lore.kernel.org/r/20220531181435.3473549-7-ovpanait@gmail.com
Signed-off-by: Michal Simek <michal.simek@amd.com>
This commit is contained in:
Ovidiu Panait 2022-05-31 21:14:28 +03:00 committed by Michal Simek
parent 8daf89678e
commit 73b8ee62a0
1 changed files with 33 additions and 22 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

55
arch/microblaze/cpu/cache.c
View File

@ -10,6 +10,34 @@
#include <asm/asm.h> #include <asm/asm.h>
#include <asm/cache.h> #include <asm/cache.h>
static void __invalidate_icache(ulong addr, ulong size)
{
if (CONFIG_IS_ENABLED(XILINX_MICROBLAZE0_USE_WIC)) {
for (int i = 0; i < size; i += 4) {
asm volatile (
"wic %0, r0;"
"nop;"
:
: "r" (addr + i)
: "memory");
}
}
}
static void __flush_dcache(ulong addr, ulong size)
{
if (CONFIG_IS_ENABLED(XILINX_MICROBLAZE0_USE_WDC)) {
for (int i = 0; i < size; i += 4) {
asm volatile (
"wdc.flush %0, r0;"
"nop;"
:
: "r" (addr + i)
: "memory");
}
}
}
int dcache_status(void) int dcache_status(void)
{ {
int i = 0; int i = 0;
@ -38,7 +66,8 @@ void icache_enable(void)
void icache_disable(void) void icache_disable(void)
{ {
/* we are not generate ICACHE size -> flush whole cache */ /* we are not generate ICACHE size -> flush whole cache */
flush_cache(0, 32768); __invalidate_icache(0, 32768);
MSRCLR(0x20); MSRCLR(0x20);
} }
@ -49,31 +78,13 @@ void dcache_enable(void)
void dcache_disable(void) void dcache_disable(void)
{ {
flush_cache(0, XILINX_DCACHE_BYTE_SIZE); __flush_dcache(0, XILINX_DCACHE_BYTE_SIZE);
MSRCLR(0x80); MSRCLR(0x80);
} }
void flush_cache(ulong addr, ulong size) void flush_cache(ulong addr, ulong size)
{ {
int i; __invalidate_icache(addr, size);
for (i = 0; i < size; i += 4) { __flush_dcache(addr, size);
if (CONFIG_IS_ENABLED(XILINX_MICROBLAZE0_USE_WIC)) {
asm volatile (
"wic %0, r0;"
"nop;"
:
: "r" (addr + i)
: "memory");
}
if (CONFIG_IS_ENABLED(XILINX_MICROBLAZE0_USE_WDC)) {
asm volatile (
"wdc.flush %0, r0;"
"nop;"
:
: "r" (addr + i)
: "memory");
}
}
} }