mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-11-04 05:50:17 +00:00 
			
		
		
		
	Fix comments in include/ppc440.h
Patch by Martin Hicks, 16 Jun 2006
This commit is contained in:
		
							parent
							
								
									aeec782b02
								
							
						
					
					
						commit
						ac611700e5
					
				@ -2,6 +2,9 @@
 | 
				
			|||||||
Changes since U-Boot 1.1.4:
 | 
					Changes since U-Boot 1.1.4:
 | 
				
			||||||
======================================================================
 | 
					======================================================================
 | 
				
			||||||
 | 
					
 | 
				
			||||||
 | 
					* Fix comments in include/ppc440.h
 | 
				
			||||||
 | 
					  Patch by Martin Hicks, 16 Jun 2006
 | 
				
			||||||
 | 
					
 | 
				
			||||||
* Disable autoboot abort for FO300 when silent mode is enabled
 | 
					* Disable autoboot abort for FO300 when silent mode is enabled
 | 
				
			||||||
  (according to S1 switch setting).
 | 
					  (according to S1 switch setting).
 | 
				
			||||||
 | 
					
 | 
				
			||||||
 | 
				
			|||||||
@ -1570,8 +1570,8 @@
 | 
				
			|||||||
#define malrxctp0r  (MAL_DCR_BASE+0x40) /* RX 0 Channel table pointer reg   */
 | 
					#define malrxctp0r  (MAL_DCR_BASE+0x40) /* RX 0 Channel table pointer reg   */
 | 
				
			||||||
#define malrxctp1r  (MAL_DCR_BASE+0x41) /* RX 1 Channel table pointer reg   */
 | 
					#define malrxctp1r  (MAL_DCR_BASE+0x41) /* RX 1 Channel table pointer reg   */
 | 
				
			||||||
#if defined(CONFIG_440GX)
 | 
					#if defined(CONFIG_440GX)
 | 
				
			||||||
#define malrxctp2r  (MAL_DCR_BASE+0x42) /* RX 0 Channel table pointer reg   */
 | 
					#define malrxctp2r  (MAL_DCR_BASE+0x42) /* RX 2 Channel table pointer reg   */
 | 
				
			||||||
#define malrxctp3r  (MAL_DCR_BASE+0x43) /* RX 1 Channel table pointer reg   */
 | 
					#define malrxctp3r  (MAL_DCR_BASE+0x43) /* RX 3 Channel table pointer reg   */
 | 
				
			||||||
#endif /* CONFIG_440GX */
 | 
					#endif /* CONFIG_440GX */
 | 
				
			||||||
#define malrcbs0    (MAL_DCR_BASE+0x60) /* RX 0 Channel buffer size reg	    */
 | 
					#define malrcbs0    (MAL_DCR_BASE+0x60) /* RX 0 Channel buffer size reg	    */
 | 
				
			||||||
#define malrcbs1    (MAL_DCR_BASE+0x61) /* RX 1 Channel buffer size reg	    */
 | 
					#define malrcbs1    (MAL_DCR_BASE+0x61) /* RX 1 Channel buffer size reg	    */
 | 
				
			||||||
 | 
				
			|||||||
		Loading…
	
	
			
			x
			
			
		
	
		Reference in New Issue
	
	Block a user