random-mirrors/smaeul-u-boot
1
0
Fork 0
mirror of https://github.com/smaeul/u-boot.git synced 2025-11-03 21:48:15 +00:00
Code Issues Packages Projects Releases Wiki Activity

clk/qcom: apq8016: allow apq8016_clk_init_uart() to be called externally

Browse Source 
When U-Boot as running as the first stage bootloader on MSM8916 devices,
early debug UART requires turning on the clocks (for some reason the
pre-loader turns them off?!).

To simplify developing for this platform, allow the
apq8016_clk_init_uart() function to be called externally. Developers can
call this from the serial_msm debug uart driver to configure the clocks
before the driver model is available.

As it is only possible to enable early debug UART in custom builds of
U-Boot, this solution at least gives developers the option.

Signed-off-by: Caleb Connolly <caleb.connolly@linaro.org>
This commit is contained in:
Caleb Connolly 2024-03-01 15:00:24 +00:00
parent f70ab46df3
commit cbf3152f6a
No known key found for this signature in database
GPG Key ID: 7930459FB9303217
1 changed files with 6 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
drivers/clk/qcom/clock-apq8016.c
View File

@ -103,20 +103,20 @@ static const struct bcr_regs uart2_regs = {
}; };
/* UART: 115200 */ /* UART: 115200 */
static int clk_init_uart(struct msm_clk_priv *priv) int apq8016_clk_init_uart(phys_addr_t base)
{ {
/* Enable AHB clock */ /* Enable AHB clock */
clk_enable_vote_clk(priv->base, &gcc_blsp1_ahb_clk); clk_enable_vote_clk(base, &gcc_blsp1_ahb_clk);
/* 7372800 uart block clock @ GPLL0 */ /* 7372800 uart block clock @ GPLL0 */
clk_rcg_set_rate_mnd(priv->base, &uart2_regs, 1, 144, 15625, clk_rcg_set_rate_mnd(base, &uart2_regs, 1, 144, 15625,
CFG_CLK_SRC_GPLL0, 16); CFG_CLK_SRC_GPLL0, 16);
/* Vote for gpll0 clock */ /* Vote for gpll0 clock */
clk_enable_gpll0(priv->base, &gpll0_vote_clk); clk_enable_gpll0(base, &gpll0_vote_clk);
/* Enable core clk */ /* Enable core clk */
clk_enable_cbc(priv->base + BLSP1_UART2_APPS_CBCR); clk_enable_cbc(base + BLSP1_UART2_APPS_CBCR);
return 0; return 0;
} }
@ -133,7 +133,7 @@ static ulong apq8016_clk_set_rate(struct clk *clk, ulong rate)
return clk_init_sdc(priv, 1, rate); return clk_init_sdc(priv, 1, rate);
break; break;
case GCC_BLSP1_UART2_APPS_CLK: /* UART2 */ case GCC_BLSP1_UART2_APPS_CLK: /* UART2 */
return clk_init_uart(priv); return apq8016_clk_init_uart(priv->base);
break; break;
default: default:
return 0; return 0;