mirror of
https://github.com/smaeul/u-boot.git
synced 2025-10-15 21:28:15 +01:00
arm: ls1021a: improve the core frequency to 1.2GHZ
Change core clock to 1.2GHz in the configurations for SD and NAND boot. Signed-off-by: Yuan Yao <yao.yuan@nxp.com> Reviewed-by: York Sun <york.sun@nxp.com>
This commit is contained in:
parent
c435a7c8c1
commit
e2f95e3a6a
@ -1,7 +1,7 @@
|
|||||||
#PBL preamble and RCW header
|
#PBL preamble and RCW header
|
||||||
aa55aa55 01ee0100
|
aa55aa55 01ee0100
|
||||||
# serdes protocol
|
# serdes protocol
|
||||||
0608000a 00000000 00000000 00000000
|
0608000c 00000000 00000000 00000000
|
||||||
60000000 00407900 e0106a00 21046000
|
60000000 00407900 e0106a00 21046000
|
||||||
00000000 00000000 00000000 00038000
|
00000000 00000000 00000000 00038000
|
||||||
00000000 001b7200 00000000 00000000
|
00000000 001b7200 00000000 00000000
|
||||||
|
@ -2,13 +2,13 @@
|
|||||||
aa55aa55 01ee0100
|
aa55aa55 01ee0100
|
||||||
|
|
||||||
#enable IFC, disable QSPI and DSPI
|
#enable IFC, disable QSPI and DSPI
|
||||||
0608000a 00000000 00000000 00000000
|
0608000c 00000000 00000000 00000000
|
||||||
60000000 00407900 60040a00 21046000
|
60000000 00407900 60040a00 21046000
|
||||||
00000000 00000000 00000000 00038000
|
00000000 00000000 00000000 00038000
|
||||||
00000000 001b7200 00000000 00000000
|
00000000 001b7200 00000000 00000000
|
||||||
|
|
||||||
#disable IFC, enable QSPI and DSPI
|
#disable IFC, enable QSPI and DSPI
|
||||||
#0608000a 00000000 00000000 00000000
|
#0608000c 00000000 00000000 00000000
|
||||||
#60000000 00407900 60040a00 21046000
|
#60000000 00407900 60040a00 21046000
|
||||||
#00000000 00000000 00000000 00038000
|
#00000000 00000000 00000000 00038000
|
||||||
#20024800 001b7200 00000000 00000000
|
#20024800 001b7200 00000000 00000000
|
||||||
|
@ -2,13 +2,13 @@
|
|||||||
aa55aa55 01ee0100
|
aa55aa55 01ee0100
|
||||||
|
|
||||||
#enable IFC, disable QSPI and DSPI
|
#enable IFC, disable QSPI and DSPI
|
||||||
#0608000a 00000000 00000000 00000000
|
#0608000c 00000000 00000000 00000000
|
||||||
#60000000 00407900 60040a00 21046000
|
#60000000 00407900 60040a00 21046000
|
||||||
#00000000 00000000 00000000 00038000
|
#00000000 00000000 00000000 00038000
|
||||||
#00000000 001b7200 00000000 00000000
|
#00000000 001b7200 00000000 00000000
|
||||||
|
|
||||||
#disable IFC, enable QSPI and DSPI
|
#disable IFC, enable QSPI and DSPI
|
||||||
0608000a 00000000 00000000 00000000
|
0608000c 00000000 00000000 00000000
|
||||||
60000000 00407900 60040a00 21046000
|
60000000 00407900 60040a00 21046000
|
||||||
00000000 00000000 00000000 00038000
|
00000000 00000000 00000000 00038000
|
||||||
20024800 001b7200 00000000 00000000
|
20024800 001b7200 00000000 00000000
|
||||||
|
@ -2,7 +2,7 @@
|
|||||||
aa55aa55 01ee0100
|
aa55aa55 01ee0100
|
||||||
|
|
||||||
#enable IFC, disable QSPI and DSPI
|
#enable IFC, disable QSPI and DSPI
|
||||||
0608000a 00000000 00000000 00000000
|
0608000c 00000000 00000000 00000000
|
||||||
30000000 00007900 60040a00 21046000
|
30000000 00007900 60040a00 21046000
|
||||||
00000000 00000000 00000000 20000000
|
00000000 00000000 00000000 20000000
|
||||||
00080000 881b7340 00000000 00000000
|
00080000 881b7340 00000000 00000000
|
||||||
|
@ -2,7 +2,7 @@
|
|||||||
aa55aa55 01ee0100
|
aa55aa55 01ee0100
|
||||||
|
|
||||||
#disable IFC, enable QSPI and DSPI
|
#disable IFC, enable QSPI and DSPI
|
||||||
0608000a 00000000 00000000 00000000
|
0608000c 00000000 00000000 00000000
|
||||||
30000000 00007900 60040a00 21046000
|
30000000 00007900 60040a00 21046000
|
||||||
00000000 00000000 00000000 20000000
|
00000000 00000000 00000000 20000000
|
||||||
20024800 881b7340 00000000 00000000
|
20024800 881b7340 00000000 00000000
|
||||||
|
Loading…
x
Reference in New Issue
Block a user