mirror of
https://github.com/smaeul/u-boot.git
synced 2025-09-12 04:56:02 +01:00
94 lines
2.9 KiB
C
94 lines
2.9 KiB
C
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
/*
|
|
* Copyright (C) 2021 Samuel Holland <samuel@sholland.org>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <clk-uclass.h>
|
|
#include <dm.h>
|
|
#include <asm/io.h>
|
|
#include <clk/sunxi.h>
|
|
#include <dt-bindings/clock/sun20i-d1-ccu.h>
|
|
#include <dt-bindings/reset/sun20i-d1-ccu.h>
|
|
#include <linux/bitops.h>
|
|
|
|
static struct ccu_clk_gate d1_gates[] = {
|
|
[CLK_APB0] = GATE_DUMMY,
|
|
|
|
[CLK_BUS_MMC0] = GATE(0x84c, BIT(0)),
|
|
[CLK_BUS_MMC1] = GATE(0x84c, BIT(1)),
|
|
[CLK_BUS_MMC2] = GATE(0x84c, BIT(2)),
|
|
[CLK_BUS_UART0] = GATE(0x90c, BIT(0)),
|
|
[CLK_BUS_UART1] = GATE(0x90c, BIT(1)),
|
|
[CLK_BUS_UART2] = GATE(0x90c, BIT(2)),
|
|
[CLK_BUS_UART3] = GATE(0x90c, BIT(3)),
|
|
[CLK_BUS_UART4] = GATE(0x90c, BIT(4)),
|
|
[CLK_BUS_UART5] = GATE(0x90c, BIT(5)),
|
|
[CLK_BUS_I2C0] = GATE(0x91c, BIT(0)),
|
|
[CLK_BUS_I2C1] = GATE(0x91c, BIT(1)),
|
|
[CLK_BUS_I2C2] = GATE(0x91c, BIT(2)),
|
|
[CLK_BUS_I2C3] = GATE(0x91c, BIT(3)),
|
|
[CLK_SPI0] = GATE(0x940, BIT(31)),
|
|
[CLK_SPI1] = GATE(0x944, BIT(31)),
|
|
[CLK_BUS_SPI0] = GATE(0x96c, BIT(0)),
|
|
[CLK_BUS_SPI1] = GATE(0x96c, BIT(1)),
|
|
|
|
[CLK_BUS_EMAC] = GATE(0x97c, BIT(0)),
|
|
|
|
[CLK_USB_OHCI0] = GATE(0xa70, BIT(31)),
|
|
[CLK_USB_OHCI1] = GATE(0xa74, BIT(31)),
|
|
[CLK_BUS_OHCI0] = GATE(0xa8c, BIT(0)),
|
|
[CLK_BUS_OHCI1] = GATE(0xa8c, BIT(1)),
|
|
[CLK_BUS_EHCI0] = GATE(0xa8c, BIT(4)),
|
|
[CLK_BUS_EHCI1] = GATE(0xa8c, BIT(5)),
|
|
[CLK_BUS_OTG] = GATE(0xa8c, BIT(8)),
|
|
[CLK_BUS_LRADC] = GATE(0xa9c, BIT(0)),
|
|
|
|
[CLK_RISCV] = GATE(0xd04, BIT(31)),
|
|
};
|
|
|
|
static struct ccu_reset d1_resets[] = {
|
|
[RST_BUS_MMC0] = RESET(0x84c, BIT(16)),
|
|
[RST_BUS_MMC1] = RESET(0x84c, BIT(17)),
|
|
[RST_BUS_MMC2] = RESET(0x84c, BIT(18)),
|
|
[RST_BUS_UART0] = RESET(0x90c, BIT(16)),
|
|
[RST_BUS_UART1] = RESET(0x90c, BIT(17)),
|
|
[RST_BUS_UART2] = RESET(0x90c, BIT(18)),
|
|
[RST_BUS_UART3] = RESET(0x90c, BIT(19)),
|
|
[RST_BUS_UART4] = RESET(0x90c, BIT(20)),
|
|
[RST_BUS_UART5] = RESET(0x90c, BIT(21)),
|
|
[RST_BUS_I2C0] = RESET(0x91c, BIT(16)),
|
|
[RST_BUS_I2C1] = RESET(0x91c, BIT(17)),
|
|
[RST_BUS_I2C2] = RESET(0x91c, BIT(18)),
|
|
[RST_BUS_I2C3] = RESET(0x91c, BIT(19)),
|
|
[RST_BUS_SPI0] = RESET(0x96c, BIT(16)),
|
|
[RST_BUS_SPI1] = RESET(0x96c, BIT(17)),
|
|
|
|
[RST_BUS_EMAC] = RESET(0x97c, BIT(16)),
|
|
|
|
[RST_USB_PHY0] = RESET(0xa70, BIT(30)),
|
|
[RST_USB_PHY1] = RESET(0xa74, BIT(30)),
|
|
[RST_BUS_OHCI0] = RESET(0xa8c, BIT(16)),
|
|
[RST_BUS_OHCI1] = RESET(0xa8c, BIT(17)),
|
|
[RST_BUS_EHCI0] = RESET(0xa8c, BIT(20)),
|
|
[RST_BUS_EHCI1] = RESET(0xa8c, BIT(21)),
|
|
[RST_BUS_OTG] = RESET(0xa8c, BIT(24)),
|
|
[RST_BUS_LRADC] = RESET(0xa9c, BIT(16)),
|
|
};
|
|
|
|
static void d1_ccu_init(struct udevice *dev)
|
|
{
|
|
struct ccu_plat *plat = dev_get_plat(dev);
|
|
|
|
/* Set PLL_CPUX to 1008 MHz. */
|
|
clrsetbits_le32(plat->base + 0x000, 0xff << 8, 0x29 << 8);
|
|
}
|
|
|
|
const struct ccu_desc d1_ccu_desc = {
|
|
.gates = d1_gates,
|
|
.resets = d1_resets,
|
|
.num_gates = ARRAY_SIZE(d1_gates),
|
|
.num_resets = ARRAY_SIZE(d1_resets),
|
|
.init = d1_ccu_init,
|
|
};
|