mirror of
https://github.com/smaeul/u-boot.git
synced 2025-09-15 14:36:03 +01:00
93f97c7387
QoS bit mapping are common across all K3 SoCs so move those defines to common header file (k3_qos.h). This ensures that we do not define these for each SoC. Signed-off-by: Jayesh Choudhary <j-choudhary@ti.com>
41 lines
1.8 KiB
C
41 lines
1.8 KiB
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Keystone3 Quality of service endpoint definitions
|
|
* Auto generated by K3 Resource Partitioning Tool
|
|
*
|
|
* Copyright (C) 2023 Texas Instruments Incorporated - https://www.ti.com/
|
|
*/
|
|
|
|
#define PULSAR_UL_WKUP_0_CPU0_RMST 0x45D14000
|
|
#define PULSAR_UL_WKUP_0_CPU0_WMST 0x45D14400
|
|
#define PULSAR_UL_WKUP_0_CPU0_PMST 0x45D14800
|
|
#define PULSAR_ULS_MCU_0_CPU0_RMST 0x45D18000
|
|
#define PULSAR_ULS_MCU_0_CPU0_WMST 0x45D18400
|
|
#define PULSAR_ULS_MCU_0_CPU0_PMST 0x45D18800
|
|
#define SAM62A_A53_512KB_WRAP_MAIN_0_A53_QUAD_WRAP_CBA_AXI_R 0x45D20400
|
|
#define SAM62A_A53_512KB_WRAP_MAIN_0_A53_QUAD_WRAP_CBA_AXI_W 0x45D20800
|
|
#define DEBUGSS_K3_WRAP_CV0_MAIN_0_VBUSMW 0x45D21800
|
|
#define DEBUGSS_K3_WRAP_CV0_MAIN_0_VBUSMR 0x45D21C00
|
|
#define GIC500SS_1_4_MAIN_0_MEM_WR_VBUSM 0x45D22000
|
|
#define GIC500SS_1_4_MAIN_0_MEM_RD_VBUSM 0x45D22400
|
|
#define EMMCSD8SS_MAIN_0_EMMCSDSS_RD 0x45D22800
|
|
#define EMMCSD8SS_MAIN_0_EMMCSDSS_WR 0x45D22C00
|
|
#define EMMCSD4SS_MAIN_0_EMMCSDSS_RD 0x45D23000
|
|
#define EMMCSD4SS_MAIN_0_EMMCSDSS_WR 0x45D23400
|
|
#define EMMCSD4SS_MAIN_1_EMMCSDSS_WR 0x45D23800
|
|
#define EMMCSD4SS_MAIN_1_EMMCSDSS_RD 0x45D23C00
|
|
#define USB2SS_16FFC_MAIN_0_MSTW0 0x45D24000
|
|
#define USB2SS_16FFC_MAIN_0_MSTR0 0x45D24400
|
|
#define USB2SS_16FFC_MAIN_1_MSTR0 0x45D24800
|
|
#define USB2SS_16FFC_MAIN_1_MSTW0 0x45D24C00
|
|
#define K3_DSS_UL_MAIN_0_VBUSM_DMA 0x45D25000
|
|
#define SA3SS_AM62A_MAIN_0_CTXCACH_EXT_DMA 0x45D25400
|
|
#define K3_JPGENC_E5010_MAIN_0_M_VBUSM_W 0x45D25800
|
|
#define K3_JPGENC_E5010_MAIN_0_M_VBUSM_R 0x45D25C00
|
|
#define K3_VPU_WAVE521CL_MAIN_0_PRI_M_VBUSM_R_ASYNC 0x45D26800
|
|
#define K3_VPU_WAVE521CL_MAIN_0_PRI_M_VBUSM_W_ASYNC 0x45D26C00
|
|
#define K3_VPU_WAVE521CL_MAIN_0_SEC_M_VBUSM_R_ASYNC 0x45D27000
|
|
#define K3_VPU_WAVE521CL_MAIN_0_SEC_M_VBUSM_W_ASYNC 0x45D27400
|
|
#define SAM62A_C7XV_WRAP_MAIN_0_C7XV_SOC 0x45D27800
|
|
#define SAM62A_VPAC_WRAP_MAIN_0_LDC0_M_MST 0x45D28000
|