mirror of
https://github.com/smaeul/u-boot.git
synced 2025-09-15 06:26:07 +01:00
6a042f830f
[1] https://git.kernel.org/pub/scm/linux/kernel/git/devicetree/devicetree-rebasing.git Based on what "git diff" suggests, rename a device tree for imx8mm_venice_defconfig and imx8mp_venice_defconfig Signed-off-by: Tom Rini <trini@konsulko.com> --- Cc: Tim Harvey <tharvey@gateworks.com>
51 lines
970 B
YAML
51 lines
970 B
YAML
# SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/gpio/nxp,lpc3220-gpio.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: NXP LPC3220 SoC GPIO controller
|
|
|
|
maintainers:
|
|
- Animesh Agarwal <animeshagarwal28@gmail.com>
|
|
|
|
properties:
|
|
compatible:
|
|
const: nxp,lpc3220-gpio
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
gpio-controller: true
|
|
|
|
'#gpio-cells':
|
|
const: 3
|
|
description: |
|
|
1) bank:
|
|
0: GPIO P0
|
|
1: GPIO P1
|
|
2: GPIO P2
|
|
3: GPIO P3
|
|
4: GPI P3
|
|
5: GPO P3
|
|
2) pin number
|
|
3) flags:
|
|
- bit 0 specifies polarity (0 for normal, 1 for inverted)
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- gpio-controller
|
|
- '#gpio-cells'
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
gpio@40028000 {
|
|
compatible = "nxp,lpc3220-gpio";
|
|
reg = <0x40028000 0x1000>;
|
|
gpio-controller;
|
|
#gpio-cells = <3>; /* bank, pin, flags */
|
|
};
|