mirror of
https://github.com/smaeul/u-boot.git
synced 2025-09-14 22:16:03 +01:00
6a042f830f
[1] https://git.kernel.org/pub/scm/linux/kernel/git/devicetree/devicetree-rebasing.git Based on what "git diff" suggests, rename a device tree for imx8mm_venice_defconfig and imx8mp_venice_defconfig Signed-off-by: Tom Rini <trini@konsulko.com> --- Cc: Tim Harvey <tharvey@gateworks.com>
22 lines
681 B
C
22 lines
681 B
C
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
*
|
|
* Copyright (C) 2024 Renesas Electronics Corp.
|
|
*/
|
|
#ifndef __DT_BINDINGS_CLOCK_RENESAS_R9A09G057_CPG_H__
|
|
#define __DT_BINDINGS_CLOCK_RENESAS_R9A09G057_CPG_H__
|
|
|
|
#include <dt-bindings/clock/renesas-cpg-mssr.h>
|
|
|
|
/* Core Clock list */
|
|
#define R9A09G057_SYS_0_PCLK 0
|
|
#define R9A09G057_CA55_0_CORE_CLK0 1
|
|
#define R9A09G057_CA55_0_CORE_CLK1 2
|
|
#define R9A09G057_CA55_0_CORE_CLK2 3
|
|
#define R9A09G057_CA55_0_CORE_CLK3 4
|
|
#define R9A09G057_CA55_0_PERIPHCLK 5
|
|
#define R9A09G057_CM33_CLK0 6
|
|
#define R9A09G057_CST_0_SWCLKTCK 7
|
|
#define R9A09G057_IOTOP_0_SHCLK 8
|
|
|
|
#endif /* __DT_BINDINGS_CLOCK_RENESAS_R9A09G057_CPG_H__ */
|