mirror of
https://github.com/smaeul/u-boot.git
synced 2025-09-11 20:46:00 +01:00
29de9ab9af
this is cosmetic change. no functional change is intended. - remove redundant white spaces - replace white spaces with tab - align position of last letter/word - sort lines in CFG_EXTRA_ENV_SETTINGS - add comment after #endif Signed-off-by: FUKAUMI Naoki <naoki@radxa.com> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
37 lines
951 B
C
37 lines
951 B
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* (C) Copyright 2021 Rockchip Electronics Co., Ltd
|
|
* Copyright (c) 2023 Edgeble AI Technologies Pvt. Ltd.
|
|
*/
|
|
|
|
#ifndef __CONFIG_RK3588_COMMON_H
|
|
#define __CONFIG_RK3588_COMMON_H
|
|
|
|
#include "rockchip-common.h"
|
|
|
|
#define CFG_IRAM_BASE 0xff000000
|
|
|
|
#define CFG_SYS_SDRAM_BASE 0
|
|
#define SDRAM_MAX_SIZE 0xf0000000
|
|
|
|
#define ENV_MEM_LAYOUT_SETTINGS \
|
|
"scriptaddr=0x00c00000\0" \
|
|
"script_offset_f=0xffe000\0" \
|
|
"script_size_f=0x2000\0" \
|
|
"pxefile_addr_r=0x00e00000\0" \
|
|
"kernel_addr_r=0x02000000\0" \
|
|
"kernel_comp_addr_r=0x0a000000\0" \
|
|
"fdt_addr_r=0x12000000\0" \
|
|
"fdtoverlay_addr_r=0x12100000\0" \
|
|
"ramdisk_addr_r=0x12180000\0" \
|
|
"kernel_comp_size=0x8000000\0"
|
|
|
|
#define CFG_EXTRA_ENV_SETTINGS \
|
|
"fdtfile=" CONFIG_DEFAULT_FDT_FILE "\0" \
|
|
"partitions=" PARTS_DEFAULT \
|
|
ENV_MEM_LAYOUT_SETTINGS \
|
|
ROCKCHIP_DEVICE_SETTINGS \
|
|
"boot_targets=" BOOT_TARGETS "\0"
|
|
|
|
#endif /* __CONFIG_RK3588_COMMON_H */
|