mirror of
https://github.com/smaeul/u-boot.git
synced 2025-09-12 04:56:02 +01:00
TPL max size is limited to 184 KB, SPL is loaded to 0x0 and TF-A is loaded to 0x40000, this limit SPL max size to 256 KB. With BootRom only reading first 2 KB per 4 KB page of SPI flash, 880 KB may be needed for TPL+SPL in a worst-case scenario. (184 KB + 256 KB) x 2 = 880 KB Use 0xE0000 (896 KB) as the payload offset in SPI flash, this allows for a payload of 3168 KB before env offset start to overlap. Also remove CONFIG_LTO=y now that there is sufficient space for SPL in SPI flash, and to fix a build issue reported by Peter Robinson. Fixes: 5713135ecc75 ("rockchip: rockpro64: Build u-boot-rockchip-spi.bin") Reported-by: Peter Robinson <pbrobinson@gmail.com> Signed-off-by: Jonas Karlman <jonas@kwiboo.se> Reviewed-by: Quentin Schulz <foss+u-boot@0leil.net> Reviewed-by: Kever Yang <kever.yang@rock-chips.com>
33 lines
512 B
Plaintext
33 lines
512 B
Plaintext
// SPDX-License-Identifier: GPL-2.0+
|
|
/*
|
|
* Copyright (C) 2019 Jagan Teki <jagan@amarulasolutions.com>
|
|
*/
|
|
|
|
#include "rk3399-u-boot.dtsi"
|
|
#include "rk3399-sdram-lpddr4-100.dtsi"
|
|
/ {
|
|
chosen {
|
|
u-boot,spl-boot-order = "same-as-spl", &spi_flash, &sdmmc, &sdhci;
|
|
};
|
|
};
|
|
|
|
&sdhci {
|
|
cap-mmc-highspeed;
|
|
mmc-ddr-1_8v;
|
|
};
|
|
|
|
&spi1 {
|
|
spi_flash: flash@0 {
|
|
bootph-all;
|
|
};
|
|
};
|
|
|
|
&vdd_center {
|
|
regulator-min-microvolt = <950000>;
|
|
regulator-max-microvolt = <950000>;
|
|
};
|
|
|
|
&vdd_log {
|
|
regulator-init-microvolt = <950000>;
|
|
};
|