mirror of
https://github.com/smaeul/u-boot.git
synced 2025-09-12 04:56:02 +01:00
Some RISC-V CPUs, such as the T-HEAD XuanTie series, have a vendor-specific way to invalidate a portion of the instruction cache. Allow them to override invalidate_icache_range(). Series-to: Rick Chen <rick@andestech.com> Series-to: Leo <ycliang@andestech.com> Series-cc: u-boot@lists.denx.de Signed-off-by: Samuel Holland <samuel@sholland.org>