mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-11-03 21:48:15 +00:00 
			
		
		
		
	When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
		
			
				
	
	
		
			45 lines
		
	
	
		
			1000 B
		
	
	
	
		
			ArmAsm
		
	
	
	
	
	
			
		
		
	
	
			45 lines
		
	
	
		
			1000 B
		
	
	
	
		
			ArmAsm
		
	
	
	
	
	
/* SPDX-License-Identifier: GPL-2.0+ */
 | 
						|
/*
 | 
						|
 * WORK Microwave work_92105 board low level init
 | 
						|
 *
 | 
						|
 * (C) Copyright 2014  DENX Software Engineering GmbH
 | 
						|
 * Written-by: Albert ARIBAUD <albert.aribaud@3adev.fr>
 | 
						|
 *
 | 
						|
 * Low level init is called from SPL to set up the clocks.
 | 
						|
 * On entry, the LPC3250 is in Direct Run mode with all clocks
 | 
						|
 * running at 13 MHz; on exit, ARM clock is 208 MHz, HCLK is
 | 
						|
 * 104 MHz and PCLK is 13 MHz.
 | 
						|
 *
 | 
						|
 * This code must run from SRAM so that the clock changes do
 | 
						|
 * not prevent it from executing.
 | 
						|
 */
 | 
						|
 | 
						|
.globl lowlevel_init
 | 
						|
 | 
						|
lowlevel_init:
 | 
						|
 | 
						|
	/* Set ARM, HCLK, PCLK dividers for normal mode */
 | 
						|
	ldr	r0, =0x0000003D
 | 
						|
	ldr	r1, =0x40004040
 | 
						|
	str	r0, [r1]
 | 
						|
 | 
						|
	/* Start HCLK PLL for 208 MHz */
 | 
						|
	ldr	r0, =0x0001401E
 | 
						|
	ldr	r1, =0x40004058
 | 
						|
	str	r0, [r1]
 | 
						|
 | 
						|
	/* wait for HCLK PLL to lock */
 | 
						|
1:
 | 
						|
	ldr	r0, [r1]
 | 
						|
	ands	r0, r0, #1
 | 
						|
	beq	1b
 | 
						|
 | 
						|
	/* switch to normal mode */
 | 
						|
	ldr	r1, =0x40004044
 | 
						|
	ldr	r0, [r1]
 | 
						|
	orr	r0, #0x00000004
 | 
						|
	str	r0, [r1]
 | 
						|
 | 
						|
	/* Return to U-Boot via saved link register */
 | 
						|
	mov	pc, lr
 |