mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-10-31 03:58:17 +00:00 
			
		
		
		
	Recent versions of DTC have checks for PCI host bridge device tree nodes that are named something other than "pci" or "pcie". Fix all occurrences of such nodes for Tegra boards to avoid potential warnings from DTC. Signed-off-by: Thierry Reding <treding@nvidia.com> Signed-off-by: Tom Warren <twarren@nvidia.com>
		
			
				
	
	
		
			136 lines
		
	
	
		
			2.6 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			136 lines
		
	
	
		
			2.6 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
| /dts-v1/;
 | |
| 
 | |
| #include "tegra20.dtsi"
 | |
| 
 | |
| / {
 | |
| 	model = "Compulab TrimSlice board";
 | |
| 	compatible = "compulab,trimslice", "nvidia,tegra20";
 | |
| 
 | |
| 	chosen {
 | |
| 		stdout-path = &uarta;
 | |
| 	};
 | |
| 
 | |
| 	aliases {
 | |
| 		usb0 = "/usb@c5000000";
 | |
| 		mmc0 = "/sdhci@c8000600";
 | |
| 		mmc1 = "/sdhci@c8000000";
 | |
| 		spi0 = "/spi@7000c380";
 | |
| 	};
 | |
| 
 | |
| 	memory {
 | |
| 		reg = <0x00000000 0x40000000>;
 | |
| 	};
 | |
| 
 | |
| 	serial@70006000 {
 | |
| 		clock-frequency = <216000000>;
 | |
| 	};
 | |
| 
 | |
| 	spi@7000c380 {
 | |
| 		status = "okay";
 | |
| 		spi-max-frequency = <25000000>;
 | |
| 	};
 | |
| 
 | |
| 	pcie@80003000 {
 | |
| 		status = "okay";
 | |
| 
 | |
| 		avdd-pex-supply = <&pci_vdd_reg>;
 | |
| 		vdd-pex-supply = <&pci_vdd_reg>;
 | |
| 		avdd-pex-pll-supply = <&pci_vdd_reg>;
 | |
| 		avdd-plle-supply = <&pci_vdd_reg>;
 | |
| 		vddio-pex-clk-supply = <&pci_clk_reg>;
 | |
| 
 | |
| 		pci@1,0 {
 | |
| 			status = "okay";
 | |
| 		};
 | |
| 	};
 | |
| 
 | |
| 	usb@c5000000 {
 | |
| 		status = "okay";
 | |
| 		nvidia,vbus-gpio = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_HIGH>;
 | |
| 	};
 | |
| 
 | |
| 	sdhci@c8000000 {
 | |
| 		status = "okay";
 | |
| 		bus-width = <4>;
 | |
| 	};
 | |
| 
 | |
| 	sdhci@c8000600 {
 | |
| 		status = "okay";
 | |
| 		cd-gpios = <&gpio TEGRA_GPIO(P, 1) GPIO_ACTIVE_LOW>;
 | |
| 		wp-gpios = <&gpio TEGRA_GPIO(P, 2) GPIO_ACTIVE_HIGH>;
 | |
| 		bus-width = <4>;
 | |
| 	};
 | |
| 
 | |
| 	clocks {
 | |
| 		compatible = "simple-bus";
 | |
| 		#address-cells = <1>;
 | |
| 		#size-cells = <0>;
 | |
| 
 | |
| 		clk32k_in: clock@0 {
 | |
| 			compatible = "fixed-clock";
 | |
| 			reg=<0>;
 | |
| 			#clock-cells = <0>;
 | |
| 			clock-frequency = <32768>;
 | |
| 		};
 | |
| 	};
 | |
| 
 | |
| 	regulators {
 | |
| 		compatible = "simple-bus";
 | |
| 		#address-cells = <1>;
 | |
| 		#size-cells = <0>;
 | |
| 
 | |
| 		hdmi_vdd_reg: regulator@0 {
 | |
| 			compatible = "regulator-fixed";
 | |
| 			reg = <0>;
 | |
| 			regulator-name = "avdd_hdmi";
 | |
| 			regulator-min-microvolt = <3300000>;
 | |
| 			regulator-max-microvolt = <3300000>;
 | |
| 			regulator-always-on;
 | |
| 		};
 | |
| 
 | |
| 		hdmi_pll_reg: regulator@1 {
 | |
| 			compatible = "regulator-fixed";
 | |
| 			reg = <1>;
 | |
| 			regulator-name = "avdd_hdmi_pll";
 | |
| 			regulator-min-microvolt = <1800000>;
 | |
| 			regulator-max-microvolt = <1800000>;
 | |
| 			regulator-always-on;
 | |
| 		};
 | |
| 
 | |
| 		vbus_reg: regulator@2 {
 | |
| 			compatible = "regulator-fixed";
 | |
| 			reg = <2>;
 | |
| 			regulator-name = "usb1_vbus";
 | |
| 			regulator-min-microvolt = <5000000>;
 | |
| 			regulator-max-microvolt = <5000000>;
 | |
| 			enable-active-high;
 | |
| 			gpio = <&gpio TEGRA_GPIO(V, 2) GPIO_ACTIVE_HIGH>;
 | |
| 			regulator-always-on;
 | |
| 			regulator-boot-on;
 | |
| 		};
 | |
| 
 | |
| 		pci_clk_reg: regulator@3 {
 | |
| 			compatible = "regulator-fixed";
 | |
| 			reg = <3>;
 | |
| 			regulator-name = "pci_clk";
 | |
| 			regulator-min-microvolt = <3300000>;
 | |
| 			regulator-max-microvolt = <3300000>;
 | |
| 			regulator-always-on;
 | |
| 		};
 | |
| 
 | |
| 		pci_vdd_reg: regulator@4 {
 | |
| 			compatible = "regulator-fixed";
 | |
| 			reg = <4>;
 | |
| 			regulator-name = "pci_vdd";
 | |
| 			regulator-min-microvolt = <1050000>;
 | |
| 			regulator-max-microvolt = <1050000>;
 | |
| 			regulator-always-on;
 | |
| 		};
 | |
| 	};
 | |
| 
 | |
| };
 | |
| 
 | |
| &uarta {
 | |
| 	status = "okay";
 | |
| };
 |