mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-11-04 05:50:17 +00:00 
			
		
		
		
	This patch moves mx35 to the common timer functions added in commit 8dfafdd - Introduce common timer functions <Rob Herring> The (removed) mx35 timer code (specifically __udelay()) could deadlock at the 32-bit boundary of get_ticks(). get_ticks() returned a 32-bit value cast up to a 64-bit value. If get_ticks() + tmo in __udelay() crossed the 32-bit boundary, the while condition became unconditionally true and locks the processor. Rather than patch the specific mx35 issues, simply move everything over to the common code. Signed-off-by: Andrew Ruder <andrew.ruder@elecsyscorp.com> Cc: Marek Vasut <marex@denx.de> Cc: Stefano Babic <sbabic@denx.de>
		
			
				
	
	
		
			48 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			48 lines
		
	
	
		
			1.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * (C) Copyright 2007
 | 
						|
 * Sascha Hauer, Pengutronix
 | 
						|
 *
 | 
						|
 * (C) Copyright 2008-2009 Freescale Semiconductor, Inc.
 | 
						|
 *
 | 
						|
 * SPDX-License-Identifier:	GPL-2.0+
 | 
						|
 */
 | 
						|
 | 
						|
#include <common.h>
 | 
						|
#include <asm/io.h>
 | 
						|
#include <asm/arch/imx-regs.h>
 | 
						|
#include <asm/arch/crm_regs.h>
 | 
						|
 | 
						|
DECLARE_GLOBAL_DATA_PTR;
 | 
						|
 | 
						|
/* General purpose timers bitfields */
 | 
						|
#define GPTCR_SWR       (1<<15)	/* Software reset */
 | 
						|
#define GPTCR_FRR       (1<<9)	/* Freerun / restart */
 | 
						|
#define GPTCR_CLKSOURCE_32   (4<<6)	/* Clock source */
 | 
						|
#define GPTCR_TEN       (1)	/* Timer enable */
 | 
						|
 | 
						|
/*
 | 
						|
 * nothing really to do with interrupts, just starts up a counter.
 | 
						|
 * The 32KHz 32-bit timer overruns in 134217 seconds
 | 
						|
 */
 | 
						|
int timer_init(void)
 | 
						|
{
 | 
						|
	int i;
 | 
						|
	struct gpt_regs *gpt = (struct gpt_regs *)GPT1_BASE_ADDR;
 | 
						|
	struct ccm_regs *ccm = (struct ccm_regs *)CCM_BASE_ADDR;
 | 
						|
 | 
						|
	/* setup GP Timer 1 */
 | 
						|
	writel(GPTCR_SWR, &gpt->ctrl);
 | 
						|
 | 
						|
	writel(readl(&ccm->cgr1) | 3 << MXC_CCM_CGR1_GPT_OFFSET, &ccm->cgr1);
 | 
						|
 | 
						|
	for (i = 0; i < 100; i++)
 | 
						|
		writel(0, &gpt->ctrl); /* We have no udelay by now */
 | 
						|
	writel(0, &gpt->pre); /* prescaler = 1 */
 | 
						|
	/* Freerun Mode, 32KHz input */
 | 
						|
	writel(readl(&gpt->ctrl) | GPTCR_CLKSOURCE_32 | GPTCR_FRR,
 | 
						|
			&gpt->ctrl);
 | 
						|
	writel(readl(&gpt->ctrl) | GPTCR_TEN, &gpt->ctrl);
 | 
						|
 | 
						|
	return 0;
 | 
						|
}
 |