mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-11-04 05:50:17 +00:00 
			
		
		
		
	T1040RDB and T1042RDB_PI has CPLD. Here CPLD controls board mux/features. This support of CPLD includes - files and register defintion - Commands to swtich alternate bank and default bank Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com> Reviewed-by: York Sun <yorksun@freescale.com>
		
			
				
	
	
		
			41 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			41 lines
		
	
	
		
			1.5 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/**
 | 
						|
 * Copyright 2013 Freescale Semiconductor
 | 
						|
 *
 | 
						|
 * SPDX-License-Identifier:	GPL-2.0+
 | 
						|
 *
 | 
						|
 * This file provides support for the ngPIXIS, a board-specific FPGA used on
 | 
						|
 * some Freescale reference boards.
 | 
						|
 */
 | 
						|
 | 
						|
/*
 | 
						|
 * CPLD register set. Feel free to add board-specific #ifdefs where necessary.
 | 
						|
 */
 | 
						|
struct cpld_data {
 | 
						|
	u8 cpld_ver;		/* 0x00 - CPLD Major Revision Register */
 | 
						|
	u8 cpld_ver_sub;	/* 0x01 - CPLD Minor Revision Register */
 | 
						|
	u8 hw_ver;		/* 0x02 - Hardware Revision Register */
 | 
						|
	u8 sw_ver;		/* 0x03 - Software Revision register */
 | 
						|
	u8 res0[12];		/* 0x04 - 0x0F - not used */
 | 
						|
	u8 reset_ctl1;		/* 0x10 - Reset control Register1 */
 | 
						|
	u8 reset_ctl2;		/* 0x11 - Reset control Register2 */
 | 
						|
	u8 int_status;		/* 0x12 - Interrupt status Register */
 | 
						|
	u8 flash_ctl_status;	/* 0x13 - Flash control and status register */
 | 
						|
	u8 fan_ctl_status;	/* 0x14 - Fan control and status register  */
 | 
						|
	u8 led_ctl_status;	/* 0x15 - LED control and status register */
 | 
						|
	u8 sfp_ctl_status;	/* 0x16 - SFP control and status register  */
 | 
						|
	u8 misc_ctl_status;	/* 0x17 - Miscellanies ctrl & status register*/
 | 
						|
	u8 boot_override;	/* 0x18 - Boot override register */
 | 
						|
	u8 boot_config1;	/* 0x19 - Boot config override register*/
 | 
						|
	u8 boot_config2;	/* 0x1A - Boot config override register*/
 | 
						|
} cpld_data_t;
 | 
						|
 | 
						|
 | 
						|
/* Pointer to the CPLD register set */
 | 
						|
 | 
						|
u8 cpld_read(unsigned int reg);
 | 
						|
void cpld_write(unsigned int reg, u8 value);
 | 
						|
 | 
						|
#define CPLD_READ(reg) cpld_read(offsetof(struct cpld_data, reg))
 | 
						|
#define CPLD_WRITE(reg, value)\
 | 
						|
		cpld_write(offsetof(struct cpld_data, reg), value)
 |