mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-11-03 21:48:15 +00:00 
			
		
		
		
	This patch adds a call to spl_early_init() to board_init_f() which is needed when CONFIG_SPL_OF_CONTROL is configured. This is necessary for the early SPL setup including the DTB setup for later usage. Please note that this call might also be needed for non SPL_OF_CONTROL board, like the smartweb target. But smartweb fails to build with this call because its binary grows too big. So I disabled it for these kind of targets for now. Signed-off-by: Stefan Roese <sr@denx.de> Cc: Heiko Schocher <hs@denx.de> Cc: Andreas Bießmann <andreas@biessmann.org> Cc: Eugen Hristev <eugen.hristev@microchip.com> Reviewed-by: Heiko Schocher <hs@denx.de> Tested on the taurus board: Tested-by: Heiko Schocher <hs@denx.de>
		
			
				
	
	
		
			145 lines
		
	
	
		
			2.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			145 lines
		
	
	
		
			2.9 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
// SPDX-License-Identifier: GPL-2.0+
 | 
						|
/*
 | 
						|
 * (C) Copyright 2014 DENX Software Engineering
 | 
						|
 *     Heiko Schocher <hs@denx.de>
 | 
						|
 *
 | 
						|
 * Based on:
 | 
						|
 * Copyright (C) 2013 Atmel Corporation
 | 
						|
 *		      Bo Shen <voice.shen@atmel.com>
 | 
						|
 */
 | 
						|
 | 
						|
#include <common.h>
 | 
						|
#include <asm/io.h>
 | 
						|
#include <asm/arch/at91_common.h>
 | 
						|
#include <asm/arch/at91sam9_matrix.h>
 | 
						|
#include <asm/arch/at91_pit.h>
 | 
						|
#include <asm/arch/at91_rstc.h>
 | 
						|
#include <asm/arch/at91_wdt.h>
 | 
						|
#include <asm/arch/clk.h>
 | 
						|
#include <spl.h>
 | 
						|
 | 
						|
DECLARE_GLOBAL_DATA_PTR;
 | 
						|
 | 
						|
static void enable_ext_reset(void)
 | 
						|
{
 | 
						|
	struct at91_rstc *rstc = (struct at91_rstc *)ATMEL_BASE_RSTC;
 | 
						|
 | 
						|
	writel(AT91_RSTC_KEY | AT91_RSTC_MR_URSTEN, &rstc->mr);
 | 
						|
}
 | 
						|
 | 
						|
void lowlevel_clock_init(void)
 | 
						|
{
 | 
						|
	struct at91_pmc *pmc = (struct at91_pmc *)ATMEL_BASE_PMC;
 | 
						|
 | 
						|
	if (!(readl(&pmc->sr) & AT91_PMC_MOSCS)) {
 | 
						|
		/* Enable Main Oscillator */
 | 
						|
		writel(AT91_PMC_MOSCS | (0x40 << 8), &pmc->mor);
 | 
						|
 | 
						|
		/* Wait until Main Oscillator is stable */
 | 
						|
		while (!(readl(&pmc->sr) & AT91_PMC_MOSCS))
 | 
						|
			;
 | 
						|
	}
 | 
						|
 | 
						|
	/* After stabilization, switch to Main Oscillator */
 | 
						|
	if ((readl(&pmc->mckr) & AT91_PMC_CSS) == AT91_PMC_CSS_SLOW) {
 | 
						|
		unsigned long tmp;
 | 
						|
 | 
						|
		tmp = readl(&pmc->mckr);
 | 
						|
		tmp &= ~AT91_PMC_CSS;
 | 
						|
		tmp |= AT91_PMC_CSS_MAIN;
 | 
						|
		writel(tmp, &pmc->mckr);
 | 
						|
		while (!(readl(&pmc->sr) & AT91_PMC_MCKRDY))
 | 
						|
			;
 | 
						|
 | 
						|
		tmp &= ~AT91_PMC_PRES;
 | 
						|
		tmp |= AT91_PMC_PRES_1;
 | 
						|
		writel(tmp, &pmc->mckr);
 | 
						|
		while (!(readl(&pmc->sr) & AT91_PMC_MCKRDY))
 | 
						|
			;
 | 
						|
	}
 | 
						|
 | 
						|
	return;
 | 
						|
}
 | 
						|
 | 
						|
void __weak matrix_init(void)
 | 
						|
{
 | 
						|
}
 | 
						|
 | 
						|
void __weak at91_spl_board_init(void)
 | 
						|
{
 | 
						|
}
 | 
						|
 | 
						|
void __weak spl_board_init(void)
 | 
						|
{
 | 
						|
}
 | 
						|
 | 
						|
void board_init_f(ulong dummy)
 | 
						|
{
 | 
						|
#if CONFIG_IS_ENABLED(OF_CONTROL)
 | 
						|
	int ret;
 | 
						|
 | 
						|
	ret = spl_early_init();
 | 
						|
	if (ret) {
 | 
						|
		debug("spl_early_init() failed: %d\n", ret);
 | 
						|
		hang();
 | 
						|
	}
 | 
						|
#endif
 | 
						|
 | 
						|
	lowlevel_clock_init();
 | 
						|
#if !defined(CONFIG_WDT_AT91)
 | 
						|
	at91_disable_wdt();
 | 
						|
#endif
 | 
						|
 | 
						|
	/*
 | 
						|
	 * At this stage the main oscillator is supposed to be enabled
 | 
						|
	 * PCK = MCK = MOSC
 | 
						|
	 */
 | 
						|
	at91_pllicpr_init(0x00);
 | 
						|
 | 
						|
	/* Configure PLLA = MOSC * (PLL_MULA + 1) / PLL_DIVA */
 | 
						|
	at91_plla_init(CONFIG_SYS_AT91_PLLA);
 | 
						|
 | 
						|
	/* PCK = PLLA = 2 * MCK */
 | 
						|
	at91_mck_init(CONFIG_SYS_MCKR);
 | 
						|
 | 
						|
	/* Switch MCK on PLLA output */
 | 
						|
	at91_mck_init(CONFIG_SYS_MCKR_CSS);
 | 
						|
 | 
						|
#if defined(CONFIG_SYS_AT91_PLLB)
 | 
						|
	/* Configure PLLB */
 | 
						|
	at91_pllb_init(CONFIG_SYS_AT91_PLLB);
 | 
						|
#endif
 | 
						|
 | 
						|
	/* Enable External Reset */
 | 
						|
	enable_ext_reset();
 | 
						|
 | 
						|
	/* Initialize matrix */
 | 
						|
	matrix_init();
 | 
						|
 | 
						|
	gd->arch.mck_rate_hz = CONFIG_SYS_MASTER_CLOCK;
 | 
						|
	/*
 | 
						|
	 * init timer long enough for using in spl.
 | 
						|
	 */
 | 
						|
	timer_init();
 | 
						|
 | 
						|
	/* enable clocks for all PIOs */
 | 
						|
#if defined(CONFIG_AT91SAM9X5) || defined(CONFIG_AT91SAM9N12)
 | 
						|
	at91_periph_clk_enable(ATMEL_ID_PIOAB);
 | 
						|
	at91_periph_clk_enable(ATMEL_ID_PIOCD);
 | 
						|
#else
 | 
						|
	at91_periph_clk_enable(ATMEL_ID_PIOA);
 | 
						|
	at91_periph_clk_enable(ATMEL_ID_PIOB);
 | 
						|
	at91_periph_clk_enable(ATMEL_ID_PIOC);
 | 
						|
#endif
 | 
						|
 | 
						|
#if defined(CONFIG_SPL_SERIAL_SUPPORT)
 | 
						|
	/* init console */
 | 
						|
	at91_seriald_hw_init();
 | 
						|
	preloader_console_init();
 | 
						|
#endif
 | 
						|
 | 
						|
	mem_init();
 | 
						|
 | 
						|
	at91_spl_board_init();
 | 
						|
}
 |