mirror of
https://github.com/smaeul/u-boot.git
synced 2025-10-31 12:08:19 +00:00
effe934e50
Add support for the Comvetia i.MX6Q LXR2 board, which is uses the Phytec PFLA02 SoM. Based on the original work from Stefano Babic <sbabic@denx.de>. The Phytec PFLA02 devicetrees are taken from kernel 6.11-rc7. The imx6q-lxr.dts has been submitted upstream: https://lore.kernel.org/linux-devicetree/20240913200906.1753458-3-festevam@gmail.com/ After it gets accepted in mainline (most likely in kernel 6.13), the lxr2 board can then be switched to OF_UPSTREAM and these device trees can be removed from U-Boot. Signed-off-by: Fabio Estevam <festevam@denx.de>
88 lines
1.5 KiB
Plaintext
88 lines
1.5 KiB
Plaintext
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
|
//
|
|
// Copyright 2024 Comvetia AG
|
|
|
|
/dts-v1/;
|
|
#include "imx6q-phytec-pfla02.dtsi"
|
|
|
|
/ {
|
|
model = "COMVETIA QSoIP LXR-2";
|
|
compatible = "comvetia,imx6q-lxr", "phytec,imx6q-pfla02", "fsl,imx6q";
|
|
|
|
chosen {
|
|
stdout-path = &uart4;
|
|
};
|
|
|
|
spi {
|
|
compatible = "spi-gpio";
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_spi_gpio>;
|
|
sck-gpios = <&gpio5 8 GPIO_ACTIVE_HIGH>;
|
|
mosi-gpios = <&gpio5 7 GPIO_ACTIVE_HIGH>;
|
|
num-chipselects = <0>;
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
fpga@0 {
|
|
compatible = "altr,fpga-passive-serial";
|
|
reg = <0>;
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_fpga>;
|
|
nconfig-gpios = <&gpio4 18 GPIO_ACTIVE_LOW>;
|
|
nstat-gpios = <&gpio4 19 GPIO_ACTIVE_LOW>;
|
|
confd-gpios = <&gpio1 6 GPIO_ACTIVE_HIGH>;
|
|
};
|
|
};
|
|
};
|
|
|
|
&ecspi3 {
|
|
pinctrl-names = "default";
|
|
pinctrl-0 = <&pinctrl_ecspi3>;
|
|
cs-gpios = <&gpio4 24 GPIO_ACTIVE_LOW>;
|
|
status = "okay";
|
|
|
|
flash@0 {
|
|
compatible = "jedec,spi-nor";
|
|
reg = <0>;
|
|
spi-max-frequency = <20000000>;
|
|
};
|
|
};
|
|
|
|
&fec {
|
|
status = "okay";
|
|
};
|
|
|
|
&i2c3 {
|
|
status = "okay";
|
|
};
|
|
|
|
&uart3 {
|
|
status = "okay";
|
|
};
|
|
|
|
&uart4 {
|
|
status = "okay";
|
|
};
|
|
|
|
&usdhc3 {
|
|
no-1-8-v;
|
|
status = "okay";
|
|
};
|
|
|
|
&iomuxc {
|
|
pinctrl_fpga: fpgagrp {
|
|
fsl,pins = <
|
|
MX6QDL_PAD_GPIO_6__GPIO1_IO06 0x1b0b0
|
|
MX6QDL_PAD_DI0_PIN2__GPIO4_IO18 0x1b0b0
|
|
MX6QDL_PAD_DI0_PIN3__GPIO4_IO19 0x1b0b0
|
|
>;
|
|
};
|
|
|
|
pinctrl_spi_gpio: spigpiogrp {
|
|
fsl,pins = <
|
|
MX6QDL_PAD_DISP0_DAT14__GPIO5_IO08 0x1b0b0
|
|
MX6QDL_PAD_DISP0_DAT13__GPIO5_IO07 0x1b0b0
|
|
>;
|
|
};
|
|
};
|