mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-10-31 03:58:17 +00:00 
			
		
		
		
	Add minimal support for Altera's SOCFPGA Cyclone 5 hardware. Signed-off-by: Dinh Nguyen <dinguyen@altera.com> Signed-off-by: Chin Liang See <clsee@altera.com> Signed-off-by: Pavel Machek <pavel@denx.de> Reviewed-by: Marek Vasut <marex@denx.de> Acked-by: Tom Trini <trini@ti.com> Cc: Wolfgang Denx <wd@denx.de> Cc: Albert Aribaud <albert.u.boot@aribaud.net> Cc: Stefan Roese <sr@denx.de> ---- v8: Remove no_return attribute for reset_cpu Based on v2012.10-rc2
		
			
				
	
	
		
			55 lines
		
	
	
		
			1.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			55 lines
		
	
	
		
			1.4 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  *  Copyright (C) 2012 Altera Corporation <www.altera.com>
 | |
|  *
 | |
|  * This program is free software; you can redistribute it and/or modify
 | |
|  * it under the terms of the GNU General Public License as published by
 | |
|  * the Free Software Foundation; either version 2 of the License, or
 | |
|  * (at your option) any later version.
 | |
|  *
 | |
|  * This program is distributed in the hope that it will be useful,
 | |
|  * but WITHOUT ANY WARRANTY; without even the implied warranty of
 | |
|  * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 | |
|  * GNU General Public License for more details.
 | |
|  *
 | |
|  * You should have received a copy of the GNU General Public License
 | |
|  * along with this program.  If not, see <http://www.gnu.org/licenses/>.
 | |
|  */
 | |
| 
 | |
| #include <common.h>
 | |
| #include <asm/io.h>
 | |
| #include <asm/arch/reset_manager.h>
 | |
| 
 | |
| DECLARE_GLOBAL_DATA_PTR;
 | |
| 
 | |
| static const struct socfpga_reset_manager *reset_manager_base =
 | |
| 		(void *)SOCFPGA_RSTMGR_ADDRESS;
 | |
| 
 | |
| /*
 | |
|  * Write the reset manager register to cause reset
 | |
|  */
 | |
| void reset_cpu(ulong addr)
 | |
| {
 | |
| 	/* request a warm reset */
 | |
| 	writel(RSTMGR_CTRL_SWWARMRSTREQ_LSB, &reset_manager_base->ctrl);
 | |
| 	/*
 | |
| 	 * infinite loop here as watchdog will trigger and reset
 | |
| 	 * the processor
 | |
| 	 */
 | |
| 	while (1)
 | |
| 		;
 | |
| }
 | |
| 
 | |
| /*
 | |
|  * Release peripherals from reset based on handoff
 | |
|  */
 | |
| void reset_deassert_peripherals_handoff(void)
 | |
| {
 | |
| 	writel(0, &reset_manager_base->per_mod_reset);
 | |
| }
 | |
| 
 | |
| int dram_init(void)
 | |
| {
 | |
| 	gd->ram_size = get_ram_size((long *)PHYS_SDRAM_1, PHYS_SDRAM_1_SIZE);
 | |
| 	return 0;
 | |
| }
 |