mirror of
https://github.com/smaeul/u-boot.git
synced 2025-11-03 21:48:15 +00:00
7a7d246d97
Move form arch/arm/include/asm/arch-rmobile/ to arch/arm/mach-rmobile/include/mach/. Signed-off-by: Nobuhiro Iwamatsu <iwamatsu@nigauri.org>
110 lines
2.5 KiB
C
110 lines
2.5 KiB
C
/*
|
|
* arch/arm/include/asm/arch-rmobile/rcar-mstp.h
|
|
*
|
|
* Copyright (C) 2013, 2014 Nobuhiro Iwamatsu <nobuhiro.iwamatsu.yj@renesas.com>
|
|
* Copyright (C) 2013, 2014 Renesas Electronics Corporation
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0
|
|
*/
|
|
|
|
#ifndef __ASM_ARCH_RCAR_MSTP_H
|
|
#define __ASM_ARCH_RCAR_MSTP_H
|
|
|
|
#define mstp_setbits(type, addr, saddr, set) \
|
|
out_##type((saddr), in_##type(addr) | (set))
|
|
#define mstp_clrbits(type, addr, saddr, clear) \
|
|
out_##type((saddr), in_##type(addr) & ~(clear))
|
|
#define mstp_setclrbits(type, addr, set, clear) \
|
|
out_##type((addr), (in_##type(addr) | (set)) & ~(clear))
|
|
#define mstp_setbits_le32(addr, saddr, set) \
|
|
mstp_setbits(le32, addr, saddr, set)
|
|
#define mstp_clrbits_le32(addr, saddr, clear) \
|
|
mstp_clrbits(le32, addr, saddr, clear)
|
|
#define mstp_setclrbits_le32(addr, set, clear) \
|
|
mstp_setclrbits(le32, addr, set, clear)
|
|
|
|
#ifndef CONFIG_SMSTP0_ENA
|
|
#define CONFIG_SMSTP0_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_SMSTP1_ENA
|
|
#define CONFIG_SMSTP1_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_SMSTP2_ENA
|
|
#define CONFIG_SMSTP2_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_SMSTP3_ENA
|
|
#define CONFIG_SMSTP3_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_SMSTP4_ENA
|
|
#define CONFIG_SMSTP4_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_SMSTP5_ENA
|
|
#define CONFIG_SMSTP5_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_SMSTP6_ENA
|
|
#define CONFIG_SMSTP6_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_SMSTP7_ENA
|
|
#define CONFIG_SMSTP7_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_SMSTP8_ENA
|
|
#define CONFIG_SMSTP8_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_SMSTP9_ENA
|
|
#define CONFIG_SMSTP9_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_SMSTP10_ENA
|
|
#define CONFIG_SMSTP10_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_SMSTP11_ENA
|
|
#define CONFIG_SMSTP11_ENA 0x00
|
|
#endif
|
|
|
|
#ifndef CONFIG_RMSTP0_ENA
|
|
#define CONFIG_RMSTP0_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_RMSTP1_ENA
|
|
#define CONFIG_RMSTP1_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_RMSTP2_ENA
|
|
#define CONFIG_RMSTP2_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_RMSTP3_ENA
|
|
#define CONFIG_RMSTP3_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_RMSTP4_ENA
|
|
#define CONFIG_RMSTP4_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_RMSTP5_ENA
|
|
#define CONFIG_RMSTP5_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_RMSTP6_ENA
|
|
#define CONFIG_RMSTP6_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_RMSTP7_ENA
|
|
#define CONFIG_RMSTP7_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_RMSTP8_ENA
|
|
#define CONFIG_RMSTP8_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_RMSTP9_ENA
|
|
#define CONFIG_RMSTP9_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_RMSTP10_ENA
|
|
#define CONFIG_RMSTP10_ENA 0x00
|
|
#endif
|
|
#ifndef CONFIG_RMSTP11_ENA
|
|
#define CONFIG_RMSTP11_ENA 0x00
|
|
#endif
|
|
|
|
struct mstp_ctl {
|
|
u32 s_addr;
|
|
u32 s_dis;
|
|
u32 s_ena;
|
|
u32 r_addr;
|
|
u32 r_dis;
|
|
u32 r_ena;
|
|
};
|
|
|
|
#endif /* __ASM_ARCH_RCAR_MSTP_H */
|