mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-10-31 03:58:17 +00:00 
			
		
		
		
	The Xtensa processor architecture is a configurable, extensible, and synthesizable 32-bit RISC processor core provided by Tensilica, inc. This is the second part of the basic architecture port, adding the 'arch/xtensa' directory and a readme file. Signed-off-by: Chris Zankel <chris@zankel.net> Signed-off-by: Max Filippov <jcmvbkbc@gmail.com> Reviewed-by: Simon Glass <sjg@chromium.org> Reviewed-by: Tom Rini <trini@konsulko.com>
		
			
				
	
		
			Symbolic link
		
	
	
		
			1 line
		
	
	
		
			31 B
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			Symbolic link
		
	
	
		
			1 line
		
	
	
		
			31 B
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
| ../../../../include/dt-bindings |