mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-10-30 19:48:19 +00:00 
			
		
		
		
	Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
		
			
				
	
	
		
			33 lines
		
	
	
		
			766 B
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			33 lines
		
	
	
		
			766 B
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * (C) Copyright 2011
 | |
|  * eInfochips Ltd. <www.einfochips.com>
 | |
|  * Written-by: Ajay Bhargav <ajay.bhargav@einfochips.com>
 | |
|  *
 | |
|  * (C) Copyright 2010
 | |
|  * Marvell Semiconductor <www.marvell.com>
 | |
|  *
 | |
|  * SPDX-License-Identifier:	GPL-2.0+
 | |
|  */
 | |
| 
 | |
| #ifndef _ASM_ARCH_GPIO_H
 | |
| #define _ASM_ARCH_GPIO_H
 | |
| 
 | |
| #include <asm/types.h>
 | |
| #include <asm/arch/armada100.h>
 | |
| 
 | |
| #define GPIO_HIGH		1
 | |
| #define GPIO_LOW		0
 | |
| 
 | |
| #define GPIO_TO_REG(gp)		(gp >> 5)
 | |
| #define GPIO_TO_BIT(gp)		(1 << (gp & 0x1F))
 | |
| #define GPIO_VAL(gp, val)	((val >> (gp & 0x1F)) & 0x01)
 | |
| 
 | |
| static inline void *get_gpio_base(int bank)
 | |
| {
 | |
| 	const unsigned int offset[4] = {0, 4, 8, 0x100};
 | |
| 	/* gpio register bank offset - refer Appendix A.36 */
 | |
| 	return (struct gpio_reg *)(ARMD1_GPIO_BASE + offset[bank]);
 | |
| }
 | |
| 
 | |
| #endif /* _ASM_ARCH_GPIO_H */
 |