mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-11-04 14:00:19 +00:00 
			
		
		
		
	The assigned-clock no longer have to be dropped, the clock are now defined in clk-imx8mp.c and used by DWMAC driver to configure the DWMAC clock. Drop the workarounds from U-Boot specific DT extras. Signed-off-by: Marek Vasut <marex@denx.de>
		
			
				
	
	
		
			136 lines
		
	
	
		
			1.4 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			136 lines
		
	
	
		
			1.4 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
 | 
						|
/*
 | 
						|
 * Copyright (C) 2022 Marek Vasut <marex@denx.de>
 | 
						|
 */
 | 
						|
 | 
						|
#include "imx8mp-u-boot.dtsi"
 | 
						|
 | 
						|
/ {
 | 
						|
	aliases {
 | 
						|
		eeprom0 = &eeprom0;
 | 
						|
		eeprom1 = &eeprom1;
 | 
						|
		mmc0 = &usdhc2;	/* MicroSD */
 | 
						|
		mmc1 = &usdhc3;	/* eMMC */
 | 
						|
		mmc2 = &usdhc1;	/* SDIO */
 | 
						|
	};
 | 
						|
 | 
						|
	config {
 | 
						|
		dh,ram-coding-gpios = <&gpio3 22 0>, <&gpio3 23 0>, <&gpio3 24 0>;
 | 
						|
	};
 | 
						|
 | 
						|
	wdt-reboot {
 | 
						|
		compatible = "wdt-reboot";
 | 
						|
		wdt = <&wdog1>;
 | 
						|
		bootph-pre-ram;
 | 
						|
	};
 | 
						|
};
 | 
						|
 | 
						|
&buck4 {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&buck5 {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&gpio1 {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&gpio2 {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&gpio3 {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&gpio4 {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&gpio5 {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&i2c3 {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&pinctrl_i2c3 {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&pinctrl_i2c3_gpio {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&pinctrl_pmic {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&pinctrl_uart1 {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&pinctrl_usdhc2 {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&pinctrl_usdhc2_100mhz {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&pinctrl_usdhc2_200mhz {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&pinctrl_usdhc2_vmmc {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&pinctrl_usdhc3 {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&pinctrl_usdhc3_100mhz {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&pinctrl_usdhc3_100mhz {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&pmic {
 | 
						|
	bootph-pre-ram;
 | 
						|
 | 
						|
	regulators {
 | 
						|
		bootph-pre-ram;
 | 
						|
	};
 | 
						|
};
 | 
						|
 | 
						|
®_usdhc2_vmmc {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&uart1 {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
/* SDIO WiFi */
 | 
						|
&usdhc1 {
 | 
						|
	status = "disabled";
 | 
						|
};
 | 
						|
 | 
						|
&usdhc2 {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&usdhc3 {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 | 
						|
 | 
						|
&wdog1 {
 | 
						|
	bootph-pre-ram;
 | 
						|
};
 |