mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-10-30 19:48:19 +00:00 
			
		
		
		
	Sync the devicetree files from the official Linux kernel tree, v6.4-rc2. This is covering both 64-bit and 32-bit Allwinner SoCs with Arm Ltd. cores, we skip the new RISC-V bits for now, as sunxi RISC-V support is still work in progress. Among smaller cosmetic changes, this adds a SATA regulator node which we need in U-Boot to get rid of hard-coded GPIOs. Also this updates the Allwinner F1C100s DTs, enabling USB support, and also adds the DTs for two new boards. As before, this omits the non-backwards compatible changes to the R_INTC controller, to remain compatible with older kernels. Signed-off-by: Andre Przywara <andre.przywara@arm.com>
		
			
				
	
	
		
			77 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			77 lines
		
	
	
		
			1.3 KiB
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
| // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
 | |
| /*
 | |
|  * Copyright 2022 Arm Ltd,
 | |
|  * based on work:
 | |
|  *   Copyright 2022 Icenowy Zheng <uwu@icenowy.me>
 | |
|  */
 | |
| 
 | |
| /dts-v1/;
 | |
| #include "suniv-f1c100s.dtsi"
 | |
| 
 | |
| #include <dt-bindings/gpio/gpio.h>
 | |
| 
 | |
| / {
 | |
| 	model = "Lctech Pi F1C200s";
 | |
| 	compatible = "lctech,pi-f1c200s", "allwinner,suniv-f1c200s",
 | |
| 		     "allwinner,suniv-f1c100s";
 | |
| 
 | |
| 	aliases {
 | |
| 		serial0 = &uart1;
 | |
| 	};
 | |
| 
 | |
| 	chosen {
 | |
| 		stdout-path = "serial0:115200n8";
 | |
| 	};
 | |
| 
 | |
| 	reg_vcc3v3: regulator-3v3 {
 | |
| 		compatible = "regulator-fixed";
 | |
| 		regulator-name = "vcc3v3";
 | |
| 		regulator-min-microvolt = <3300000>;
 | |
| 		regulator-max-microvolt = <3300000>;
 | |
| 	};
 | |
| };
 | |
| 
 | |
| &mmc0 {
 | |
| 	broken-cd;
 | |
| 	bus-width = <4>;
 | |
| 	disable-wp;
 | |
| 	vmmc-supply = <®_vcc3v3>;
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &otg_sram {
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &spi0 {
 | |
| 	pinctrl-names = "default";
 | |
| 	pinctrl-0 = <&spi0_pc_pins>;
 | |
| 	status = "okay";
 | |
| 
 | |
| 	flash@0 {
 | |
| 		compatible = "spi-nand";
 | |
| 		reg = <0>;
 | |
| 		spi-max-frequency = <40000000>;
 | |
| 	};
 | |
| };
 | |
| 
 | |
| &uart1 {
 | |
| 	pinctrl-names = "default";
 | |
| 	pinctrl-0 = <&uart1_pa_pins>;
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| /*
 | |
|  * This is a Type-C socket, but CC1/2 are not connected, and VBUS is connected
 | |
|  * to Vin, which supplies the board. Host mode works (if the board is powered
 | |
|  * otherwise), but peripheral is probably the intention.
 | |
|  */
 | |
| &usb_otg {
 | |
| 	dr_mode = "peripheral";
 | |
| 	status = "okay";
 | |
| };
 | |
| 
 | |
| &usbphy {
 | |
| 	status = "okay";
 | |
| };
 |