mirror of
https://github.com/smaeul/u-boot.git
synced 2025-11-10 00:40:30 +00:00
d678a59d2d
When bringing in the series 'arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"' I failed to notice that b4 noticed it was based on next and so took that as the base commit and merged that part of next to master. This reverts commit c8ffd1356d42223cbb8c86280a083cc3c93e6426, reversing changes made to 2ee6f3a5f7550de3599faef9704e166e5dcace35. Reported-by: Jonas Karlman <jonas@kwiboo.se> Signed-off-by: Tom Rini <trini@konsulko.com>
66 lines
1.6 KiB
C
66 lines
1.6 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* (C) Copyright 2017 Heiko Stuebner <heiko@sntech.de>
|
|
* (C) Copyright 2017 Theobroma Systems Design und Consulting GmbH
|
|
*/
|
|
|
|
#ifndef _ASM_ARCH_BOOTROM_H
|
|
#define _ASM_ARCH_BOOTROM_H
|
|
|
|
/*
|
|
* Saved Stack pointer address.
|
|
* Access might be needed in some special cases.
|
|
*/
|
|
extern u32 SAVE_SP_ADDR;
|
|
|
|
/**
|
|
* back_to_bootrom() - return to bootrom (for TPL/SPL), passing a
|
|
* result code
|
|
*
|
|
* Transfer control back to the Rockchip BROM, restoring necessary
|
|
* register context and passing a command/result code to the BROM
|
|
* to instruct its next actions (e.g. continue boot sequence, enter
|
|
* download mode, ...).
|
|
*
|
|
* This function does not return.
|
|
*
|
|
* @brom_cmd: indicates how the bootrom should continue the boot
|
|
* sequence (e.g. load the next stage)
|
|
*/
|
|
enum rockchip_bootrom_cmd {
|
|
/*
|
|
* These can not start at 0, as 0 has a special meaning
|
|
* for setjmp().
|
|
*/
|
|
|
|
BROM_BOOT_NEXTSTAGE = 1, /* continue boot-sequence */
|
|
BROM_BOOT_ENTER_DNL, /* have BROM enter download-mode */
|
|
};
|
|
|
|
void back_to_bootrom(enum rockchip_bootrom_cmd brom_cmd);
|
|
|
|
/**
|
|
* Boot-device identifiers as used by the BROM
|
|
*/
|
|
enum {
|
|
BROM_BOOTSOURCE_UNKNOWN = 0,
|
|
BROM_BOOTSOURCE_NAND = 1,
|
|
BROM_BOOTSOURCE_EMMC = 2,
|
|
BROM_BOOTSOURCE_SPINOR = 3,
|
|
BROM_BOOTSOURCE_SPINAND = 4,
|
|
BROM_BOOTSOURCE_SD = 5,
|
|
BROM_BOOTSOURCE_I2C = 8,
|
|
BROM_BOOTSOURCE_SPI = 9,
|
|
BROM_BOOTSOURCE_USB = 10,
|
|
BROM_LAST_BOOTSOURCE = BROM_BOOTSOURCE_USB
|
|
};
|
|
|
|
extern const char * const boot_devices[BROM_LAST_BOOTSOURCE + 1];
|
|
|
|
/**
|
|
* Locations of the boot-device identifier in SRAM
|
|
*/
|
|
#define BROM_BOOTSOURCE_ID_ADDR (CFG_IRAM_BASE + 0x10)
|
|
|
|
#endif
|