mirror of
https://github.com/smaeul/u-boot.git
synced 2025-10-22 08:38:15 +01:00
d678a59d2d
When bringing in the series 'arm: dts: am62-beagleplay: Fix Beagleplay Ethernet"' I failed to notice that b4 noticed it was based on next and so took that as the base commit and merged that part of next to master. This reverts commit c8ffd1356d42223cbb8c86280a083cc3c93e6426, reversing changes made to 2ee6f3a5f7550de3599faef9704e166e5dcace35. Reported-by: Jonas Karlman <jonas@kwiboo.se> Signed-off-by: Tom Rini <trini@konsulko.com>
50 lines
1.3 KiB
C
50 lines
1.3 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Amlogic Meson Video Processing Unit driver
|
|
*
|
|
* Copyright (c) 2018 BayLibre, SAS.
|
|
* Author: Neil Armstrong <narmstrong@baylibre.com>
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <dm.h>
|
|
#include <asm/io.h>
|
|
|
|
#include "meson_vpu.h"
|
|
|
|
/* DMC Registers */
|
|
#define DMC_CAV_LUT_DATAL 0x48 /* 0x12 offset in data sheet */
|
|
#define CANVAS_WIDTH_LBIT 29
|
|
#define CANVAS_WIDTH_LWID 3
|
|
#define DMC_CAV_LUT_DATAH 0x4c /* 0x13 offset in data sheet */
|
|
#define CANVAS_WIDTH_HBIT 0
|
|
#define CANVAS_HEIGHT_BIT 9
|
|
#define CANVAS_BLKMODE_BIT 24
|
|
#define DMC_CAV_LUT_ADDR 0x50 /* 0x14 offset in data sheet */
|
|
#define CANVAS_LUT_WR_EN (0x2 << 8)
|
|
#define CANVAS_LUT_RD_EN (0x1 << 8)
|
|
|
|
void meson_canvas_setup(struct meson_vpu_priv *priv,
|
|
u32 canvas_index, u32 addr,
|
|
u32 stride, u32 height,
|
|
unsigned int wrap,
|
|
unsigned int blkmode)
|
|
{
|
|
dmc_write(DMC_CAV_LUT_DATAL,
|
|
(((addr + 7) >> 3)) |
|
|
(((stride + 7) >> 3) << CANVAS_WIDTH_LBIT));
|
|
|
|
dmc_write(DMC_CAV_LUT_DATAH,
|
|
((((stride + 7) >> 3) >> CANVAS_WIDTH_LWID) <<
|
|
CANVAS_WIDTH_HBIT) |
|
|
(height << CANVAS_HEIGHT_BIT) |
|
|
(wrap << 22) |
|
|
(blkmode << CANVAS_BLKMODE_BIT));
|
|
|
|
dmc_write(DMC_CAV_LUT_ADDR,
|
|
CANVAS_LUT_WR_EN | canvas_index);
|
|
|
|
/* Force a read-back to make sure everything is flushed. */
|
|
dmc_read(DMC_CAV_LUT_DATAH);
|
|
}
|