Anthony Felice
42e550d44b
vf610twr: Fix typo in DRAM init
...
This commit fixes a typo in vf610twr DRAM init that was causing a hang in
U-Boot for the Vybrid Tower. This typo was introduced in commit 3f353cecc
(vf610: refactor DDRMC code).
Signed-off-by: Anthony Felice <tony.felice@timesys.com>
Reviewed-by: Fabio Estevam <fabio.estevam@freescale.com>
2015-10-16 09:33:26 +02:00
..
2015-04-23 16:46:50 -07:00
2015-04-23 16:46:50 -07:00
2015-08-12 11:05:11 +02:00
2015-07-31 08:50:18 -07:00
2015-09-01 21:49:20 -05:00
2015-09-01 21:49:20 -05:00
2015-09-01 21:39:21 -05:00
2015-09-01 21:38:46 -05:00
2015-07-20 11:44:39 -07:00
2015-04-23 14:56:07 -04:00
2015-04-23 14:56:07 -04:00
2015-04-23 14:56:07 -04:00
2015-04-23 14:56:07 -04:00
2015-04-23 14:56:07 -04:00
2015-04-23 14:56:07 -04:00
2015-04-23 14:56:07 -04:00
2015-04-23 14:56:07 -04:00
2015-04-23 14:56:07 -04:00
2015-04-23 14:56:07 -04:00
2015-04-23 14:56:07 -04:00
2015-04-23 14:56:07 -04:00
2015-04-23 14:56:07 -04:00
2015-04-23 14:56:07 -04:00
2015-04-23 14:56:07 -04:00
2015-04-23 14:56:07 -04:00
2015-04-23 14:56:07 -04:00
2015-09-13 10:37:29 +02:00
2015-09-24 11:28:59 +02:00
2015-09-13 10:37:29 +02:00
2015-09-24 11:28:59 +02:00
2015-09-13 10:37:29 +02:00
2015-09-24 11:28:59 +02:00
2015-09-24 11:32:18 +02:00
2015-07-28 14:41:15 -07:00
2015-04-23 16:46:50 -07:00
2015-05-04 09:26:01 -07:00
2015-07-28 14:41:15 -07:00
2015-09-01 20:42:54 -05:00
2015-09-01 20:58:58 -05:00
2015-07-31 08:56:11 -07:00
2015-05-04 09:25:53 -07:00
2015-09-01 20:42:54 -05:00
2015-10-16 09:33:26 +02:00