mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-11-04 14:00:19 +00:00 
			
		
		
		
	The DM_REGULATOR symbol has SPL counterpart in: drivers/power/regulator/Kconfig:config SPL_DM_REGULATOR Use CONFIG_IS_ENABLED() macro to match on the correct variant depending on the build stage. Signed-off-by: Marek Vasut <marek.vasut+renesas@mailbox.org> Reviewed-by: Simon Glass <sjg@chromium.org>
		
			
				
	
	
		
			87 lines
		
	
	
		
			2.1 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			87 lines
		
	
	
		
			2.1 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
// SPDX-License-Identifier: GPL-2.0+
 | 
						|
/*
 | 
						|
 * Copyright (c) 2022 Nuvoton Technology Corp.
 | 
						|
 */
 | 
						|
 | 
						|
#include <common.h>
 | 
						|
#include <dm.h>
 | 
						|
#include <sdhci.h>
 | 
						|
#include <clk.h>
 | 
						|
#include <power/regulator.h>
 | 
						|
 | 
						|
#define NPCM_SDHC_MIN_FREQ	400000
 | 
						|
 | 
						|
struct npcm_sdhci_plat {
 | 
						|
	struct mmc_config cfg;
 | 
						|
	struct mmc mmc;
 | 
						|
};
 | 
						|
 | 
						|
static int npcm_sdhci_probe(struct udevice *dev)
 | 
						|
{
 | 
						|
	struct npcm_sdhci_plat *plat = dev_get_plat(dev);
 | 
						|
	struct mmc_uclass_priv *upriv = dev_get_uclass_priv(dev);
 | 
						|
	struct sdhci_host *host = dev_get_priv(dev);
 | 
						|
	struct udevice *vqmmc_supply;
 | 
						|
	int vqmmc_uv, ret;
 | 
						|
	struct clk clk;
 | 
						|
 | 
						|
	host->name = dev->name;
 | 
						|
	host->ioaddr = dev_read_addr_ptr(dev);
 | 
						|
	host->max_clk = dev_read_u32_default(dev, "clock-frequency", 0);
 | 
						|
 | 
						|
	ret = clk_get_by_index(dev, 0, &clk);
 | 
						|
	if (!ret && host->max_clk) {
 | 
						|
		ret = clk_set_rate(&clk, host->max_clk);
 | 
						|
		if (ret < 0)
 | 
						|
			return ret;
 | 
						|
	}
 | 
						|
 | 
						|
	if (CONFIG_IS_ENABLED(DM_REGULATOR)) {
 | 
						|
		device_get_supply_regulator(dev, "vqmmc-supply", &vqmmc_supply);
 | 
						|
		vqmmc_uv = dev_read_u32_default(dev, "vqmmc-microvolt", 0);
 | 
						|
		/* Set IO voltage */
 | 
						|
		if (vqmmc_supply && vqmmc_uv)
 | 
						|
			regulator_set_value(vqmmc_supply, vqmmc_uv);
 | 
						|
	}
 | 
						|
 | 
						|
	host->index = dev_read_u32_default(dev, "index", 0);
 | 
						|
	ret = mmc_of_parse(dev, &plat->cfg);
 | 
						|
	if (ret)
 | 
						|
		return ret;
 | 
						|
 | 
						|
	host->mmc = &plat->mmc;
 | 
						|
	host->mmc->priv = host;
 | 
						|
	host->mmc->dev = dev;
 | 
						|
	upriv->mmc = host->mmc;
 | 
						|
 | 
						|
	ret = sdhci_setup_cfg(&plat->cfg, host, 0, NPCM_SDHC_MIN_FREQ);
 | 
						|
	if (ret)
 | 
						|
		return ret;
 | 
						|
 | 
						|
	return sdhci_probe(dev);
 | 
						|
}
 | 
						|
 | 
						|
static int npcm_sdhci_bind(struct udevice *dev)
 | 
						|
{
 | 
						|
	struct npcm_sdhci_plat *plat = dev_get_plat(dev);
 | 
						|
 | 
						|
	return sdhci_bind(dev, &plat->mmc, &plat->cfg);
 | 
						|
}
 | 
						|
 | 
						|
static const struct udevice_id npcm_mmc_ids[] = {
 | 
						|
	{ .compatible = "nuvoton,npcm750-sdhci" },
 | 
						|
	{ .compatible = "nuvoton,npcm845-sdhci" },
 | 
						|
	{ }
 | 
						|
};
 | 
						|
 | 
						|
U_BOOT_DRIVER(npcm_sdhci_drv) = {
 | 
						|
	.name           = "npcm_sdhci",
 | 
						|
	.id             = UCLASS_MMC,
 | 
						|
	.of_match       = npcm_mmc_ids,
 | 
						|
	.ops            = &sdhci_ops,
 | 
						|
	.bind           = npcm_sdhci_bind,
 | 
						|
	.probe          = npcm_sdhci_probe,
 | 
						|
	.priv_auto      = sizeof(struct sdhci_host),
 | 
						|
	.plat_auto      = sizeof(struct npcm_sdhci_plat),
 | 
						|
};
 |