mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-10-31 20:18:18 +00:00 
			
		
		
		
	When U-Boot started using SPDX tags we were among the early adopters and there weren't a lot of other examples to borrow from. So we picked the area of the file that usually had a full license text and replaced it with an appropriate SPDX-License-Identifier: entry. Since then, the Linux Kernel has adopted SPDX tags and they place it as the very first line in a file (except where shebangs are used, then it's second line) and with slightly different comment styles than us. In part due to community overlap, in part due to better tag visibility and in part for other minor reasons, switch over to that style. This commit changes all instances where we have a single declared license in the tag as both the before and after are identical in tag contents. There's also a few places where I found we did not have a tag and have introduced one. Signed-off-by: Tom Rini <trini@konsulko.com>
		
			
				
	
	
		
			76 lines
		
	
	
		
			2.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			76 lines
		
	
	
		
			2.2 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
| /* SPDX-License-Identifier: GPL-2.0 */
 | |
| /*
 | |
|  * arch/arm/include/asm/arch-rmobile/r8a7791.h
 | |
|  *
 | |
|  * Copyright (C) 2013,2014 Renesas Electronics Corporation
 | |
|  */
 | |
| 
 | |
| #ifndef __ASM_ARCH_R8A7791_H
 | |
| #define __ASM_ARCH_R8A7791_H
 | |
| 
 | |
| #include "rcar-base.h"
 | |
| /*
 | |
|  * R-Car (R8A7791) I/O Addresses
 | |
|  */
 | |
| 
 | |
| /* SH-I2C */
 | |
| #define CONFIG_SYS_I2C_SH_BASE2	0xE60B0000
 | |
| 
 | |
| /* SDHI */
 | |
| #define CONFIG_SYS_SH_SDHI1_BASE 0xEE140000
 | |
| #define CONFIG_SYS_SH_SDHI2_BASE 0xEE160000
 | |
| #define CONFIG_SYS_SH_SDHI_NR_CHANNEL 3
 | |
| 
 | |
| #define DBSC3_1_QOS_R0_BASE	0xE67A1000
 | |
| #define DBSC3_1_QOS_R1_BASE	0xE67A1100
 | |
| #define DBSC3_1_QOS_R2_BASE	0xE67A1200
 | |
| #define DBSC3_1_QOS_R3_BASE	0xE67A1300
 | |
| #define DBSC3_1_QOS_R4_BASE	0xE67A1400
 | |
| #define DBSC3_1_QOS_R5_BASE	0xE67A1500
 | |
| #define DBSC3_1_QOS_R6_BASE	0xE67A1600
 | |
| #define DBSC3_1_QOS_R7_BASE	0xE67A1700
 | |
| #define DBSC3_1_QOS_R8_BASE	0xE67A1800
 | |
| #define DBSC3_1_QOS_R9_BASE	0xE67A1900
 | |
| #define DBSC3_1_QOS_R10_BASE	0xE67A1A00
 | |
| #define DBSC3_1_QOS_R11_BASE	0xE67A1B00
 | |
| #define DBSC3_1_QOS_R12_BASE	0xE67A1C00
 | |
| #define DBSC3_1_QOS_R13_BASE	0xE67A1D00
 | |
| #define DBSC3_1_QOS_R14_BASE	0xE67A1E00
 | |
| #define DBSC3_1_QOS_R15_BASE	0xE67A1F00
 | |
| #define DBSC3_1_QOS_W0_BASE	0xE67A2000
 | |
| #define DBSC3_1_QOS_W1_BASE	0xE67A2100
 | |
| #define DBSC3_1_QOS_W2_BASE	0xE67A2200
 | |
| #define DBSC3_1_QOS_W3_BASE	0xE67A2300
 | |
| #define DBSC3_1_QOS_W4_BASE	0xE67A2400
 | |
| #define DBSC3_1_QOS_W5_BASE	0xE67A2500
 | |
| #define DBSC3_1_QOS_W6_BASE	0xE67A2600
 | |
| #define DBSC3_1_QOS_W7_BASE	0xE67A2700
 | |
| #define DBSC3_1_QOS_W8_BASE	0xE67A2800
 | |
| #define DBSC3_1_QOS_W9_BASE	0xE67A2900
 | |
| #define DBSC3_1_QOS_W10_BASE	0xE67A2A00
 | |
| #define DBSC3_1_QOS_W11_BASE	0xE67A2B00
 | |
| #define DBSC3_1_QOS_W12_BASE	0xE67A2C00
 | |
| #define DBSC3_1_QOS_W13_BASE	0xE67A2D00
 | |
| #define DBSC3_1_QOS_W14_BASE	0xE67A2E00
 | |
| #define DBSC3_1_QOS_W15_BASE	0xE67A2F00
 | |
| #define DBSC3_1_DBADJ2		0xE67A00C8
 | |
| 
 | |
| /* Module stop control/status register bits */
 | |
| #define MSTP0_BITS	0x00640801
 | |
| #define MSTP1_BITS	0x9B6C9B5A
 | |
| #define MSTP2_BITS	0x100D21FC
 | |
| #define MSTP3_BITS	0xF08CD810
 | |
| #define MSTP4_BITS	0x800001C4
 | |
| #define MSTP5_BITS	0x44C00046
 | |
| #define MSTP7_BITS	0x05BFE618
 | |
| #define MSTP8_BITS	0x40C0FE85
 | |
| #define MSTP9_BITS	0xFF979FFF
 | |
| #define MSTP10_BITS	0xFFFEFFE0
 | |
| #define MSTP11_BITS	0x000001C0
 | |
| 
 | |
| #define R8A7791_CUT_ES2X	2
 | |
| #define IS_R8A7791_ES2()	\
 | |
| 	(rmobile_get_cpu_rev_integer() == R8A7791_CUT_ES2X)
 | |
| 
 | |
| #endif /* __ASM_ARCH_R8A7791_H */
 |