Rajeshwari Shinde 6071bcaec1 EXYNOS5: CLOCK: Modify MPLL clock out for Exynos5250 Rev 1.0
MPLL clock-out of Exynos5250 Rev 1.0 is always at 1.6GHz.
Adjust the divisor value to get 800MHz as needed by devices
like UART etc

Signed-off-by: Hatim Ali <hatim.rv@samsung.com>
Signed-off-by: Rajeshwari Shinde <rajeshwari.s@samsung.com>
Acked-by: Joonyoung Shim <jy0922.shim@samsung.com>
Signed-off-by: Minkyu Kang <mk7.kang@samsung.com>
2012-09-01 14:58:23 +02:00
..
2012-03-26 23:09:26 +02:00
2011-07-16 13:00:11 +02:00
2011-11-29 15:43:38 +01:00
2011-02-21 08:30:55 +01:00
2012-05-15 08:31:26 +02:00
2011-09-13 08:25:15 +02:00
2011-07-04 10:55:25 +02:00
2010-10-13 09:59:33 +02:00
2012-05-15 17:32:05 -05:00