mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-10-30 19:48:19 +00:00 
			
		
		
		
	Support pinctrl/clk/sdhc, include ddr4 timing data. Log: U-Boot SPL 2019.10-rc3-00356-g497c500423-dirty (Sep 16 2019 - 10:54:58 +0800) Normal Boot Trying to boot from BOOTROM image offset 0x8000, pagesize 0x200, ivt offset 0x0 U-Boot 2019.10-rc3-00356-g497c500423-dirty (Sep 16 2019 - 10:54:58 +0800) CPU: Freescale i.MX8MNano rev1.0 at 24 MHz Reset cause: POR Model: NXP i.MX8MNano DDR4 EVK board DRAM: 2 GiB MMC: FSL_SDHC: 1, FSL_SDHC: 2 Loading Environment from MMC... *** Warning - bad CRC, using default environment In: serial Out: serial Err: serial Net: No ethernet found. Hit any key to stop autoboot: 0 Signed-off-by: Peng Fan <peng.fan@nxp.com>
		
			
				
	
	
		
			93 lines
		
	
	
		
			828 B
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
			
		
		
	
	
			93 lines
		
	
	
		
			828 B
		
	
	
	
		
			Plaintext
		
	
	
	
	
	
| // SPDX-License-Identifier: GPL-2.0+
 | |
| /*
 | |
|  * Copyright 2019 NXP
 | |
|  */
 | |
| 
 | |
| &{/soc@0} {
 | |
| 	u-boot,dm-pre-reloc;
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &clk {
 | |
| 	u-boot,dm-spl;
 | |
| 	u-boot,dm-pre-reloc;
 | |
| };
 | |
| 
 | |
| &osc_24m {
 | |
| 	u-boot,dm-spl;
 | |
| 	u-boot,dm-pre-reloc;
 | |
| };
 | |
| 
 | |
| &aips1 {
 | |
| 	u-boot,dm-spl;
 | |
| 	u-boot,dm-pre-reloc;
 | |
| };
 | |
| 
 | |
| &aips2 {
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &aips3 {
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &iomuxc {
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &pinctrl_reg_usdhc2_vmmc {
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &pinctrl_uart2 {
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &pinctrl_usdhc2_gpio {
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &pinctrl_usdhc2 {
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &pinctrl_usdhc3 {
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &gpio1 {
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &gpio2 {
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &gpio3 {
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &gpio4 {
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &gpio5 {
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &uart2 {
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &usdhc1 {
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &usdhc2 {
 | |
| 	u-boot,dm-spl;
 | |
| };
 | |
| 
 | |
| &usdhc3 {
 | |
| 	u-boot,dm-spl;
 | |
| };
 |