mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-10-31 03:58:17 +00:00 
			
		
		
		
	Add cpu reset cause in common cpu-info file. This would help to print the reset cause for various resets. Right now it support rk3288, rk3399. rest of rockchip platforms doesn't have reset cause support ye but this code is more feasible to extend the same. Reviewed-by: Kever Yang <kever.yang@rock-chips.com> Signed-off-by: Jagan Teki <jagan@amarulasolutions.com>
		
			
				
	
	
		
			31 lines
		
	
	
		
			682 B
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			31 lines
		
	
	
		
			682 B
		
	
	
	
		
			C
		
	
	
	
	
	
| /* SPDX-License-Identifier: (GPL-2.0+ OR MIT) */
 | |
| /*
 | |
|  * (C) Copyright 2019 Amarula Solutions.
 | |
|  * Author: Jagan Teki <jagan@amarulasolutions.com>
 | |
|  */
 | |
| 
 | |
| #ifndef _ROCKCHIP_CLOCK_H
 | |
| #define _ROCKCHIP_CLOCK_H
 | |
| 
 | |
| #if defined(CONFIG_ROCKCHIP_RK3288)
 | |
| # include <asm/arch-rockchip/cru_rk3288.h>
 | |
| #elif defined(CONFIG_ROCKCHIP_RK3399)
 | |
| # include <asm/arch-rockchip/cru_rk3399.h>
 | |
| #endif
 | |
| 
 | |
| /* CRU_GLB_RST_ST */
 | |
| enum {
 | |
| 	GLB_POR_RST,
 | |
| 	FST_GLB_RST_ST		= BIT(0),
 | |
| 	SND_GLB_RST_ST		= BIT(1),
 | |
| 	FST_GLB_TSADC_RST_ST	= BIT(2),
 | |
| 	SND_GLB_TSADC_RST_ST	= BIT(3),
 | |
| 	FST_GLB_WDT_RST_ST	= BIT(4),
 | |
| 	SND_GLB_WDT_RST_ST	= BIT(5),
 | |
| 	GLB_RST_ST_MASK		= GENMASK(5, 0),
 | |
| };
 | |
| 
 | |
| #define MHz		1000000
 | |
| 
 | |
| #endif /* _ROCKCHIP_CLOCK_H */
 |