mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-11-04 05:50:17 +00:00 
			
		
		
		
	Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
		
			
				
	
	
		
			78 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			78 lines
		
	
	
		
			1.6 KiB
		
	
	
	
		
			C
		
	
	
	
	
	
/*
 | 
						|
 * (C) Copyright 2000-2003
 | 
						|
 * Wolfgang Denk, DENX Software Engineering, wd@denx.de.
 | 
						|
 *
 | 
						|
 * Copyright (C) 2004-2007, 2012 Freescale Semiconductor, Inc.
 | 
						|
 * TsiChung Liew (Tsi-Chung.Liew@freescale.com)
 | 
						|
 *
 | 
						|
 * SPDX-License-Identifier:	GPL-2.0+
 | 
						|
 */
 | 
						|
 | 
						|
#include <config.h>
 | 
						|
#include <common.h>
 | 
						|
#include <asm/io.h>
 | 
						|
#include <asm/immap.h>
 | 
						|
 | 
						|
DECLARE_GLOBAL_DATA_PTR;
 | 
						|
 | 
						|
#if defined(CONFIG_CMD_NAND)
 | 
						|
#include <nand.h>
 | 
						|
#include <linux/mtd/mtd.h>
 | 
						|
 | 
						|
#define SET_CLE		0x10
 | 
						|
#define SET_ALE		0x08
 | 
						|
 | 
						|
static void nand_hwcontrol(struct mtd_info *mtdinfo, int cmd, unsigned int ctrl)
 | 
						|
{
 | 
						|
	struct nand_chip *this = mtdinfo->priv;
 | 
						|
	volatile u16 *nCE = (u16 *) CONFIG_SYS_LATCH_ADDR;
 | 
						|
 | 
						|
	if (ctrl & NAND_CTRL_CHANGE) {
 | 
						|
		ulong IO_ADDR_W = (ulong) this->IO_ADDR_W;
 | 
						|
 | 
						|
		IO_ADDR_W &= ~(SET_ALE | SET_CLE);
 | 
						|
 | 
						|
		if (ctrl & NAND_NCE)
 | 
						|
			*nCE &= 0xFFFB;
 | 
						|
		else
 | 
						|
			*nCE |= 0x0004;
 | 
						|
 | 
						|
		if (ctrl & NAND_CLE)
 | 
						|
			IO_ADDR_W |= SET_CLE;
 | 
						|
		if (ctrl & NAND_ALE)
 | 
						|
			IO_ADDR_W |= SET_ALE;
 | 
						|
 | 
						|
		this->IO_ADDR_W = (void *)IO_ADDR_W;
 | 
						|
 | 
						|
	}
 | 
						|
 | 
						|
	if (cmd != NAND_CMD_NONE)
 | 
						|
		writeb(cmd, this->IO_ADDR_W);
 | 
						|
}
 | 
						|
 | 
						|
int board_nand_init(struct nand_chip *nand)
 | 
						|
{
 | 
						|
	gpio_t *gpio = (gpio_t *) MMAP_GPIO;
 | 
						|
	fbcs_t *fbcs = (fbcs_t *) MMAP_FBCS;
 | 
						|
 | 
						|
	clrbits_be32(&fbcs->csmr2, FBCS_CSMR_WP);
 | 
						|
 | 
						|
	/*
 | 
						|
	 * set up pin configuration - enabled 2nd output buffer's signals
 | 
						|
	 * (nand_ngpio - nCE USB1/2_PWR_EN, LATCH_GPIOs, LCD_VEEEN, etc)
 | 
						|
	 * to use nCE signal
 | 
						|
	 */
 | 
						|
	clrbits_8(&gpio->par_timer, GPIO_PAR_TIN3_TIN3);
 | 
						|
	setbits_8(&gpio->pddr_timer, 0x08);
 | 
						|
	setbits_8(&gpio->ppd_timer, 0x08);
 | 
						|
	out_8(&gpio->pclrr_timer, 0);
 | 
						|
	out_8(&gpio->podr_timer, 0);
 | 
						|
 | 
						|
	nand->chip_delay = 60;
 | 
						|
	nand->ecc.mode = NAND_ECC_SOFT;
 | 
						|
	nand->cmd_ctrl = nand_hwcontrol;
 | 
						|
 | 
						|
	return 0;
 | 
						|
}
 | 
						|
#endif
 |