mirror of
https://github.com/smaeul/u-boot.git
synced 2025-11-04 05:50:17 +00:00
1a4596601f
Signed-off-by: Wolfgang Denk <wd@denx.de> [trini: Fixup common/cmd_io.c] Signed-off-by: Tom Rini <trini@ti.com>
89 lines
2.2 KiB
C
89 lines
2.2 KiB
C
/*
|
|
* (C) Copyright 2009 Faraday Technology
|
|
* Po-Yu Chuang <ratbert@faraday-tech.com>
|
|
*
|
|
* Copyright (C) 2010 Andes Technology Corporation
|
|
* Shawn Lin, Andes Technology Corporation <nobuhiro@andestech.com>
|
|
* Macpaul Lin, Andes Technology Corporation <macpaul@andestech.com>
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
|
|
#include <common.h>
|
|
#include <asm/io.h>
|
|
#include <faraday/ftpmu010.h>
|
|
|
|
/* OSCC: OSC Control Register */
|
|
void ftpmu010_32768osc_enable(void)
|
|
{
|
|
static struct ftpmu010 *pmu = (struct ftpmu010 *)CONFIG_FTPMU010_BASE;
|
|
unsigned int oscc;
|
|
|
|
/* enable the 32768Hz oscillator */
|
|
oscc = readl(&pmu->OSCC);
|
|
oscc &= ~(FTPMU010_OSCC_OSCL_OFF | FTPMU010_OSCC_OSCL_TRI);
|
|
writel(oscc, &pmu->OSCC);
|
|
|
|
/* wait until ready */
|
|
while (!(readl(&pmu->OSCC) & FTPMU010_OSCC_OSCL_STABLE))
|
|
;
|
|
|
|
/* select 32768Hz oscillator */
|
|
oscc = readl(&pmu->OSCC);
|
|
oscc |= FTPMU010_OSCC_OSCL_RTCLSEL;
|
|
writel(oscc, &pmu->OSCC);
|
|
}
|
|
|
|
/* MFPSR: Multi-Function Port Setting Register */
|
|
void ftpmu010_mfpsr_select_dev(unsigned int dev)
|
|
{
|
|
static struct ftpmu010 *pmu = (struct ftpmu010 *)CONFIG_FTPMU010_BASE;
|
|
unsigned int mfpsr;
|
|
|
|
mfpsr = readl(&pmu->MFPSR);
|
|
mfpsr |= dev;
|
|
writel(mfpsr, &pmu->MFPSR);
|
|
}
|
|
|
|
void ftpmu010_mfpsr_diselect_dev(unsigned int dev)
|
|
{
|
|
static struct ftpmu010 *pmu = (struct ftpmu010 *)CONFIG_FTPMU010_BASE;
|
|
unsigned int mfpsr;
|
|
|
|
mfpsr = readl(&pmu->MFPSR);
|
|
mfpsr &= ~dev;
|
|
writel(mfpsr, &pmu->MFPSR);
|
|
}
|
|
|
|
/* PDLLCR0: PLL/DLL Control Register 0 */
|
|
void ftpmu010_dlldis_disable(void)
|
|
{
|
|
static struct ftpmu010 *pmu = (struct ftpmu010 *)CONFIG_FTPMU010_BASE;
|
|
unsigned int pdllcr0;
|
|
|
|
pdllcr0 = readl(&pmu->PDLLCR0);
|
|
pdllcr0 |= FTPMU010_PDLLCR0_DLLDIS;
|
|
writel(pdllcr0, &pmu->PDLLCR0);
|
|
}
|
|
|
|
void ftpmu010_sdram_clk_disable(unsigned int cr0)
|
|
{
|
|
static struct ftpmu010 *pmu = (struct ftpmu010 *)CONFIG_FTPMU010_BASE;
|
|
unsigned int pdllcr0;
|
|
|
|
pdllcr0 = readl(&pmu->PDLLCR0);
|
|
pdllcr0 |= FTPMU010_PDLLCR0_HCLKOUTDIS(cr0);
|
|
writel(pdllcr0, &pmu->PDLLCR0);
|
|
}
|
|
|
|
/* SDRAMHTC: SDRAM Signal Hold Time Control */
|
|
void ftpmu010_sdramhtc_set(unsigned int val)
|
|
{
|
|
static struct ftpmu010 *pmu = (struct ftpmu010 *)CONFIG_FTPMU010_BASE;
|
|
unsigned int sdramhtc;
|
|
|
|
sdramhtc = readl(&pmu->SDRAMHTC);
|
|
sdramhtc |= val;
|
|
writel(sdramhtc, &pmu->SDRAMHTC);
|
|
}
|