Lokesh Vutla 802bb57a58 ARM: DRA7: EMIF: Update SDRAM_REF_CTRL register value
The value in SDRAM_REF_CTRL controls the delay time between
the initial rising edge of DDR_RESETn to rising edge of DDR_CKE
(JEDEC specs this as 500us). In order to achieve this, SDRAM_REF_CTRL
should be written with a value corresponding to 500us delay before
starting DDR initialization sequence, and configure proper
value at the end of sequence.

Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
2015-02-16 12:41:40 -05:00
..
2014-12-29 16:31:22 -05:00
2014-07-03 08:40:48 +02:00
2014-07-04 19:57:22 +02:00
2014-04-08 00:15:12 +02:00
2012-05-15 08:31:26 +02:00
2014-02-11 11:24:12 +01:00
2014-01-09 16:08:44 +01:00
2014-01-09 16:08:44 +01:00