Lokesh Vutla 802bb57a58 ARM: DRA7: EMIF: Update SDRAM_REF_CTRL register value
The value in SDRAM_REF_CTRL controls the delay time between
the initial rising edge of DDR_RESETn to rising edge of DDR_CKE
(JEDEC specs this as 500us). In order to achieve this, SDRAM_REF_CTRL
should be written with a value corresponding to 500us delay before
starting DDR initialization sequence, and configure proper
value at the end of sequence.

Signed-off-by: Lokesh Vutla <lokeshvutla@ti.com>
2015-02-16 12:41:40 -05:00
..
2015-01-22 10:59:03 +01:00
2014-11-23 06:49:01 -05:00
2015-02-16 11:44:59 +01:00
2015-01-29 17:09:57 -07:00
2014-11-26 11:21:14 -05:00
2015-01-29 13:11:02 +01:00
2015-01-19 12:49:29 +01:00
2014-12-01 10:20:19 +01:00
2015-01-12 09:38:47 -05:00