mirror of
https://github.com/smaeul/u-boot.git
synced 2025-11-04 05:50:17 +00:00
9675d92027
As the RISC-V ACLINT specification is defined to be backward compatible with the SiFive CLINT specification, we rename SiFive CLINT to RISC-V ALINT in the source tree to be future-proof. Signed-off-by: Bin Meng <bmeng@tinylab.org> Reviewed-by: Rick Chen <rick@andestech.com>
20 lines
456 B
C
20 lines
456 B
C
/* SPDX-License-Identifier: GPL-2.0+ */
|
|
/*
|
|
* Copyright (C) 2018, Bin Meng <bmeng.cn@gmail.com>
|
|
*/
|
|
|
|
#ifndef _ASM_SYSCON_H
|
|
#define _ASM_SYSCON_H
|
|
|
|
/*
|
|
* System controllers in a RISC-V system. These should only be used for
|
|
* identifying IPI controllers. Other devices should use DM to probe.
|
|
*/
|
|
enum {
|
|
RISCV_NONE,
|
|
RISCV_SYSCON_ACLINT, /* Advanced Core Local Interruptor (ACLINT) */
|
|
RISCV_SYSCON_PLICSW, /* Andes PLICSW */
|
|
};
|
|
|
|
#endif /* _ASM_SYSCON_H */
|