mirror of
				https://github.com/smaeul/u-boot.git
				synced 2025-10-31 12:08:19 +00:00 
			
		
		
		
	Add bcm281xx architecture support code including a clock framework and chip reset. Define register block base addresses for the bcm281xx architecture and create an empty gpio header file required when CONFIG_CMD_GPIO is set. Signed-off-by: Darwin Rambo <drambo@broadcom.com> Reviewed-by: Steve Rae <srae@broadcom.com> Reviewed-by: Tim Kryger <tkryger@linaro.org>
		
			
				
	
	
		
			28 lines
		
	
	
		
			637 B
		
	
	
	
		
			C
		
	
	
	
	
	
			
		
		
	
	
			28 lines
		
	
	
		
			637 B
		
	
	
	
		
			C
		
	
	
	
	
	
| /*
 | |
|  * Copyright 2013 Broadcom Corporation.
 | |
|  *
 | |
|  * SPDX-License-Identifier:      GPL-2.0+
 | |
|  */
 | |
| 
 | |
| #include <common.h>
 | |
| #include <asm/io.h>
 | |
| #include <asm/arch/sysmap.h>
 | |
| 
 | |
| #define EN_MASK		0x08000000	/* Enable timer */
 | |
| #define SRSTEN_MASK	0x04000000	/* Enable soft reset */
 | |
| #define CLKS_SHIFT	20		/* Clock period shift */
 | |
| #define LD_SHIFT	0		/* Reload value shift */
 | |
| 
 | |
| void reset_cpu(ulong ignored)
 | |
| {
 | |
| 	/*
 | |
| 	 * Set WD enable, RST enable,
 | |
| 	 * 3.9 msec clock period (8), reload value (8*3.9ms)
 | |
| 	 */
 | |
| 	u32 reg = EN_MASK + SRSTEN_MASK + (8 << CLKS_SHIFT) + (8 << LD_SHIFT);
 | |
| 	writel(reg, SECWD2_BASE_ADDR);
 | |
| 
 | |
| 	while (1)
 | |
| 		;	/* loop forever till reset */
 | |
| }
 |