mirror of
https://github.com/smaeul/u-boot.git
synced 2025-10-26 09:38:14 +00:00
0c44229859
This patch adds generic GPIO driver framework support for Marvell SoCs. To enable GPIO driver define CONFIG_MARVELL_GPIO and for GPIO commands define CONFIG_CMD_GPIO in your board configuration file. Signed-off-by: Ajay Bhargav <ajay.bhargav@einfochips.com>
75 lines
2.3 KiB
C
75 lines
2.3 KiB
C
/*
|
|
* (C) Copyright 2011
|
|
* eInfochips Ltd. <www.einfochips.com>
|
|
* Written-by: Ajay Bhargav <ajay.bhargav@einfochips.com>
|
|
*
|
|
* (C) Copyright 2010
|
|
* Marvell Semiconductor <www.marvell.com>
|
|
*
|
|
* See file CREDITS for list of people who contributed to this
|
|
* project.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; either version 2 of
|
|
* the License, or (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
|
* MA 02110-1301 USA
|
|
*/
|
|
|
|
#ifndef __MVGPIO_H__
|
|
#define __MVGPIO_H__
|
|
|
|
#include <common.h>
|
|
|
|
#ifdef CONFIG_SHEEVA_88SV331xV5
|
|
/*
|
|
* GPIO Register map for SHEEVA 88SV331xV5
|
|
*/
|
|
struct gpio_reg {
|
|
u32 gplr; /* Pin Level Register - 0x0000 */
|
|
u32 pad0[2];
|
|
u32 gpdr; /* Pin Direction Register - 0x000C */
|
|
u32 pad1[2];
|
|
u32 gpsr; /* Pin Output Set Register - 0x0018 */
|
|
u32 pad2[2];
|
|
u32 gpcr; /* Pin Output Clear Register - 0x0024 */
|
|
u32 pad3[2];
|
|
u32 grer; /* Rising-Edge Detect Enable Register - 0x0030 */
|
|
u32 pad4[2];
|
|
u32 gfer; /* Falling-Edge Detect Enable Register - 0x003C */
|
|
u32 pad5[2];
|
|
u32 gedr; /* Edge Detect Status Register - 0x0048 */
|
|
u32 pad6[2];
|
|
u32 gsdr; /* Bitwise Set of GPIO Direction Register - 0x0054 */
|
|
u32 pad7[2];
|
|
u32 gcdr; /* Bitwise Clear of GPIO Direction Register - 0x0060 */
|
|
u32 pad8[2];
|
|
u32 gsrer; /* Bitwise Set of Rising-Edge Detect Enable
|
|
Register - 0x006C */
|
|
u32 pad9[2];
|
|
u32 gcrer; /* Bitwise Clear of Rising-Edge Detect Enable
|
|
Register - 0x0078 */
|
|
u32 pad10[2];
|
|
u32 gsfer; /* Bitwise Set of Falling-Edge Detect Enable
|
|
Register - 0x0084 */
|
|
u32 pad11[2];
|
|
u32 gcfer; /* Bitwise Clear of Falling-Edge Detect Enable
|
|
Register - 0x0090 */
|
|
u32 pad12[2];
|
|
u32 apmask; /* Bitwise Mask of Edge Detect Register - 0x009C */
|
|
};
|
|
#else
|
|
#error "CPU core subversion not defined"
|
|
#endif
|
|
|
|
#endif /* __MVGPIO_H__ */
|