Hugh Cole-Baker acc57ecf05 rockchip: rk3399-roc-pc: default to SPI bus 1 for SPI-flash
SPI flash on this board is located on bus 1, default to using bus 1 for
SPI flash on both rk3399-roc-pc and -mezzanine, and stop aliasing it to
bus 0.

Signed-off-by: Hugh Cole-Baker <sigmaris@gmail.com>
Suggested-by: Simon Glass <sjg@chromium.org>
Fixes: c4cea2bb ("rockchip: Enable building a SPI ROM image on bob")
Reviewed-by: Kever Yang<kever.yang@rock-chips.com>
2021-01-21 11:53:25 +08:00
..
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2018-09-10 20:48:18 -04:00
2019-10-11 10:09:16 -04:00
2020-01-23 07:29:58 -05:00
2018-08-06 11:24:45 +09:00
2019-10-08 16:35:59 +02:00
2019-10-08 16:35:59 +02:00
2019-10-08 16:33:45 +02:00
2019-10-08 16:33:45 +02:00
2019-10-08 16:33:45 +02:00
2019-10-08 16:33:45 +02:00
2020-01-07 10:26:56 +01:00
2019-11-05 10:27:18 +01:00
2019-11-05 10:27:18 +01:00
2020-01-08 13:20:09 +01:00
2019-11-03 17:04:16 +01:00
2020-08-24 14:11:31 -04:00
2020-08-24 14:11:31 -04:00
2019-02-19 16:58:23 -05:00
2020-10-22 09:54:54 -04:00
2019-04-17 14:34:45 +05:30
2018-09-10 20:48:18 -04:00
2019-07-29 00:09:19 +02:00
2020-10-27 08:01:36 +01:00