Paweł Anikiel
aea0e80a9f
socfpga: arria10: Replace delays with busy waiting in cm_full_cfg
...
Using udelay while the clocks aren't fully configured causes the timer
system to save the wrong clock rate. Use sdelay and wait_on_value
instead (the values used in these functions were found experimentally).
Signed-off-by: Paweł Anikiel <pan@semihalf.com>
Reviewed-by: Tien Fong Chee <tien.fong.chee@intel.com>
2022-07-01 14:57:14 +08:00
..
2021-12-17 12:58:01 +08:00
2021-08-24 14:29:50 +08:00
2021-04-08 17:29:12 +08:00
2022-07-01 14:57:14 +08:00
2021-08-25 13:32:50 +08:00
2021-04-08 17:29:12 +08:00
2021-04-08 17:29:12 +08:00
2020-05-18 21:19:23 -04:00
2022-07-01 14:57:14 +08:00
2022-03-02 13:59:29 -05:00
2021-04-08 17:29:12 +08:00
2021-08-25 15:26:38 +08:00
2021-12-17 12:58:01 +08:00
2021-02-02 15:33:42 -05:00
2022-04-08 10:46:22 -04:00
2021-08-25 12:54:37 +08:00
2021-02-02 15:33:42 -05:00
2020-10-09 17:53:14 +08:00
2021-02-02 15:33:42 -05:00
2020-05-18 21:19:23 -04:00
2022-04-12 19:10:44 +02:00
2020-05-18 21:19:23 -04:00
2021-01-15 17:48:36 +08:00
2021-03-08 10:59:10 +08:00
2021-04-08 17:29:13 +08:00
2022-04-04 23:24:17 +01:00
2021-04-08 17:29:11 +08:00
2022-04-04 23:24:17 +01:00
2021-08-25 14:43:29 +08:00
2021-04-08 17:29:11 +08:00
2021-09-04 11:42:41 -04:00
2021-08-24 17:13:35 +08:00
2022-06-17 16:26:52 +08:00
2021-08-02 13:32:14 -04:00
2021-08-24 17:13:35 +08:00
2021-04-08 17:29:12 +08:00